JP7276749B2 - 入力回路 - Google Patents
入力回路 Download PDFInfo
- Publication number
- JP7276749B2 JP7276749B2 JP2019237410A JP2019237410A JP7276749B2 JP 7276749 B2 JP7276749 B2 JP 7276749B2 JP 2019237410 A JP2019237410 A JP 2019237410A JP 2019237410 A JP2019237410 A JP 2019237410A JP 7276749 B2 JP7276749 B2 JP 7276749B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- transistor
- voltage
- circuit
- type mos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000015556 catabolic process Effects 0.000 description 15
- 239000004065 semiconductor Substances 0.000 description 8
- 238000010586 diagram Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
- G05F3/262—Current mirrors using field-effect transistors only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/34—DC amplifiers in which all stages are DC-coupled
- H03F3/343—DC amplifiers in which all stages are DC-coupled with semiconductor devices only
- H03F3/345—DC amplifiers in which all stages are DC-coupled with semiconductor devices only with field-effect devices
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Power Engineering (AREA)
- Mathematical Physics (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Logic Circuits (AREA)
- Control Of Electrical Variables (AREA)
Description
Claims (3)
- ドレインに入力電圧が入力される入力トランジスタと、
前記入力トランジスタに流れる入力電流を生成する入力電流生成部と、
前記入力トランジスタのソースと第1の電源との間に接続された第1の抵抗と、
前記入力トランジスタのソースと前記第1の抵抗の接続点にゲートが接続された出力トランジスタと、を含む
入力回路。 - 前記入力電流生成部は、前記入力トランジスタとゲートを共通に接続された第1のトランジスタ、および前記第1のトランジスタのドレインに接続された電流源を備えたカレントミラー回路で構成されている
請求項1に記載の入力回路。 - 前記出力トランジスタとドレインを共通に接続された第2のトランジスタと、前記第2のトランジスタとゲートを共通に接続された第3のトランジスタとからなるカレントミラー回路、および前記第3のトランジスタのドレインと前記第1の電源の電圧値よりも低い電圧値を有する第2の電源との間に接続された第2の抵抗を備えたレベルシフト部をさらに含む
請求項1または請求項2に記載の入力回路。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019237410A JP7276749B2 (ja) | 2019-12-26 | 2019-12-26 | 入力回路 |
US17/126,823 US20210203320A1 (en) | 2019-12-26 | 2020-12-18 | Input circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019237410A JP7276749B2 (ja) | 2019-12-26 | 2019-12-26 | 入力回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2021106349A JP2021106349A (ja) | 2021-07-26 |
JP7276749B2 true JP7276749B2 (ja) | 2023-05-18 |
Family
ID=76546662
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019237410A Active JP7276749B2 (ja) | 2019-12-26 | 2019-12-26 | 入力回路 |
Country Status (2)
Country | Link |
---|---|
US (1) | US20210203320A1 (ja) |
JP (1) | JP7276749B2 (ja) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000196377A (ja) | 1998-10-23 | 2000-07-14 | Sharp Corp | カレントミラ―回路 |
JP2010124032A (ja) | 2008-11-17 | 2010-06-03 | Mitsubishi Electric Corp | レベルシフト回路 |
JP2018121324A (ja) | 2017-01-25 | 2018-08-02 | 株式会社東海理化電機製作所 | レベルシフタ |
JP2019121969A (ja) | 2018-01-09 | 2019-07-22 | 株式会社東海理化電機製作所 | レベルシフト装置、及びic装置 |
-
2019
- 2019-12-26 JP JP2019237410A patent/JP7276749B2/ja active Active
-
2020
- 2020-12-18 US US17/126,823 patent/US20210203320A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000196377A (ja) | 1998-10-23 | 2000-07-14 | Sharp Corp | カレントミラ―回路 |
JP2010124032A (ja) | 2008-11-17 | 2010-06-03 | Mitsubishi Electric Corp | レベルシフト回路 |
JP2018121324A (ja) | 2017-01-25 | 2018-08-02 | 株式会社東海理化電機製作所 | レベルシフタ |
JP2019121969A (ja) | 2018-01-09 | 2019-07-22 | 株式会社東海理化電機製作所 | レベルシフト装置、及びic装置 |
Also Published As
Publication number | Publication date |
---|---|
US20210203320A1 (en) | 2021-07-01 |
JP2021106349A (ja) | 2021-07-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7121236B2 (ja) | トランジスタ電力スイッチのための電流感知及び制御 | |
US9276571B2 (en) | Systems and methods for driving transistors with high threshold voltages | |
KR100703098B1 (ko) | 전압 검출 회로 | |
JP2006238449A (ja) | 自己バイパス型電圧レベル変換回路 | |
KR20040065013A (ko) | 파워 검출부를 구비하여 누설 전류 경로를 차단하는 레벨쉬프터 | |
KR20010049227A (ko) | 레벨조정회로 및 이를 포함하는 데이터 출력회로 | |
JP2009098802A (ja) | 基準電圧発生回路 | |
JP7276749B2 (ja) | 入力回路 | |
JP2019096931A (ja) | ゲート駆動回路 | |
JP2012209762A (ja) | レベル生成回路 | |
JP5646360B2 (ja) | 半導体装置 | |
KR100930500B1 (ko) | 비교기를 이용한 밴드갭 기준회로 | |
CN106571797B (zh) | 上电复位(por)电路 | |
JP2019125995A (ja) | シュミットトリガインバータ回路 | |
CN115411697A (zh) | 一种欠压保护装置 | |
JP6610223B2 (ja) | 半導体集積回路 | |
JP4384008B2 (ja) | レベルシフト回路 | |
JP2020148465A (ja) | 電流センス回路 | |
CN109643137A (zh) | 低压参考电流电路 | |
JP5689778B2 (ja) | 入力回路 | |
JP7509569B2 (ja) | 電源切り替え装置 | |
US8779830B2 (en) | Inverse level shift circuit | |
US20220311439A1 (en) | Multiplexer circuit using a transmission gate circuit with a selectively boosted switch control signal | |
JP7236866B2 (ja) | Lin受信機 | |
JP2017147560A (ja) | レベルシフト回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20220527 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20230208 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20230404 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20230424 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7276749 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |