JP6323556B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP6323556B2 JP6323556B2 JP2016531495A JP2016531495A JP6323556B2 JP 6323556 B2 JP6323556 B2 JP 6323556B2 JP 2016531495 A JP2016531495 A JP 2016531495A JP 2016531495 A JP2016531495 A JP 2016531495A JP 6323556 B2 JP6323556 B2 JP 6323556B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- conductivity type
- type
- parallel
- vertical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 87
- 239000010410 layer Substances 0.000 claims description 58
- 239000012535 impurity Substances 0.000 claims description 47
- 239000000758 substrate Substances 0.000 claims description 32
- 230000002093 peripheral effect Effects 0.000 claims description 22
- 239000011229 interlayer Substances 0.000 claims description 19
- 239000002344 surface layer Substances 0.000 claims description 16
- 230000015556 catabolic process Effects 0.000 description 34
- 239000011295 pitch Substances 0.000 description 29
- 230000005684 electric field Effects 0.000 description 12
- 230000000052 comparative effect Effects 0.000 description 9
- 230000000694 effects Effects 0.000 description 6
- 238000000605 extraction Methods 0.000 description 6
- 239000000969 carrier Substances 0.000 description 5
- 230000006378 damage Effects 0.000 description 5
- 230000003252 repetitive effect Effects 0.000 description 5
- 102000004129 N-Type Calcium Channels Human genes 0.000 description 4
- 108090000699 N-Type Calcium Channels Proteins 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000012141 concentrate Substances 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 230000003601 intercostal effect Effects 0.000 description 3
- 238000005192 partition Methods 0.000 description 3
- 230000004913 activation Effects 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 1
- 229960001716 benzalkonium Drugs 0.000 description 1
- CYDRXTMLKJDRQH-UHFFFAOYSA-N benzododecinium Chemical compound CCCCCCCCCCCC[N+](C)(C)CC1=CC=CC=C1 CYDRXTMLKJDRQH-UHFFFAOYSA-N 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000002250 progressing effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000000638 solvent extraction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/4238—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the surface lay-out
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Description
実施の形態にかかる半導体装置の構造について、nチャネル型の縦型MOSFETを例に説明する。図1は、実施の形態にかかる縦型MOSFET素子のチップを示す平面図である。図2は、図1中の基準点A1〜A4をつないだ矩形領域を拡大して示す平面図である。図2には、図1の半導体チップの略1/4の領域の平面構造を概略して示す。図3は、図2中の切断線A5−A6に沿って切断した断面構造を示す断面図である。図1に示すように、実施の形態にかかる半導体装置は、半導体チップ(半導体基板)上に、オン状態のときに電流が流れる素子活性領域1と、チップおもて面側の電界を緩和して耐圧を保持する素子周縁部2と、を備える。
2 素子周縁部
3 非活性領域
11 n+型ドレイン層
12 第1の並列pn構造(第1並列pn構造)
12a 第1n型領域
12b 第1p型領域
12c p型ベース領域の挾間領域
13a p型ベース領域
13b,13c p型ウェル領域
14 n+型ソース領域
15 ゲート絶縁膜
16 ゲート電極
17 ソース電極(ソースパッド)
18 ドレイン電極
19a,19b,19c 層間絶縁膜
22 第2の並列pn構造(第3並列pn構造)
22a 第2n-型領域
22b 第2p-型領域
22c,32c n--型表面領域
23 ガードリング
24 フィールドプレート電極
25 n型チャネルストッパー領域
25a p型領域
26 ストッパー電極
27,37 ゲートパッド
32 第3の並列pn構造(第2並列pn構造)
32a 第3n-型領域
32b 第3p-型領域
P1 第1の並列pn構造の繰り返しピッチ
P2 第2の並列pn構造の繰り返しピッチ
P3 第3の並列pn構造の繰り返しピッチ
Claims (11)
- 基板の第1主面側に設けられた活性部と、
前記活性部に導電接続する第1の電極と、
前記基板の第2主面側に設けられた第1導電型の低抵抗層と、
前記低抵抗層に導電接続する第2の電極と、
前記活性部と前記低抵抗層との間に設けられた、オン状態ではドリフト電流が縦方向に流れるとともにオフ状態では空乏化する縦形ドリフト部と、を有し、
前記縦形ドリフト部が、前記基板の厚み方向に配向する第1の縦形第1導電型領域と前記基板の厚み方向に配向する第1の縦形第2導電型領域とが第1の繰り返しピッチを以って交互に繰り返し接合してなる第1並列pn構造である半導体装置であって、
前記基板の第1主面と前記第1並列pn構造との間において、
前記基板の第1主面側の表面層に選択的に設けられ、前記第1の縦形第2導電型領域に接する、前記活性部である第2導電型のベース領域と、
前記ベース領域内に選択的に設けられた第1導電型の第1ソース領域と、
前記基板の第1主面上に設けられたゲート絶縁膜と、
前記ゲート絶縁膜上に隣り合う前記ベース領域内の前記第1ソース領域にまたがるように設けられたゲート電極と、
前記ゲート電極の上面に設けられた層間絶縁膜と、を備えた活性領域と、
前記基板の第1主面側の表面層に、前記第1の縦形第1導電型領域に接して設けられた第2導電型の第1ウェル領域と、
前記第1ウェル領域内に選択的に設けられた第1導電型の第2ソース領域と、
前記第1ウェル領域上に前記層間絶縁膜を介して設けられたオン・オフ制御用の第3の電極と、
前記第3の電極の直下に、前記第1並列pn構造に連続して設けられた、前記基板の厚み方向に配向する第2の縦形第1導電型領域と前記基板の厚み方向に配向する第2の縦形第2導電型領域とを前記第1の繰り返しピッチよりも狭い第2の繰り返しピッチで交互に繰り返し接合してなる第2並列pn構造と、
前記第1ウェル領域と前記第2並列pn構造との間に、前記第1の縦形第1導電型領域に接して設けられた第1の第1導電型半導体領域と、を備え、かつ周囲を前記活性領域に囲まれた第1非活性領域と、
を有し、
前記第1ウェル領域と前記第2並列pn構造とは前記第1の第1導電型半導体領域によって分離され、
前記第1の電極は、前記ベース領域、前記第1ウェル領域、前記第1ソース領域および前記第2ソース領域に電気的に接続され、
前記第3の電極は、前記ゲート電極に電気的に接続され、
前記ゲート電極は、前記第1ウェル領域の、前記第1の縦形第1導電型領域と前記第2ソース領域とに挟まれた部分の表面上に前記ゲート絶縁膜を介して設けられていることを特徴する半導体装置。 - 前記第1の第1導電型半導体領域の厚さは、前記第1並列pn構造の厚さの1/3以下であることを特徴とする請求項1に記載の半導体装置。
- 前記第1の第1導電型半導体領域の厚さは、前記第2の縦形第2導電型領域の幅以上であることを特徴とする請求項1または2に記載の半導体装置。
- 前記第1の第1導電型半導体領域の不純物濃度は、前記第2の縦形第1導電型領域の不純物濃度よりも低いことを特徴とする請求項1〜3のいずれか一つに記載の半導体装置。
- 前記第1の電極の端部は前記層間絶縁膜上に延在し、前記層間絶縁膜上において前記第1の電極の少なくとも一部が前記第3の電極と近接していることを特徴する請求項1〜4のいずれか一つに記載の半導体装置。
- 前記活性部の外周に設けられた素子周縁部をさらに備え、
前記素子周縁部は、
前記第1並列pn構造に連続して設けられた、前記基板の厚み方向に配向する第3の縦形第1導電型領域と前記基板の厚み方向に配向する第3の縦形第2導電型領域とが前記第1の繰り返しピッチよりも狭い第3の繰り返しピッチで交互に繰り返し接合してなる第3並列pn構造と、
前記基板の第1主面と前記第3並列pn構造との間において、
前記基板の表面層に、前記第1の縦形第1導電型領域に接して設けられた第2導電型の第2ウェル領域と、
前記第2ウェル領域の外側の前記基板の表面層に設けられた第2導電型の複数のガードリングと、を備えることを特徴する請求項1〜5のいずれか一つに記載の半導体装置。 - 前記第2ウェル領域および前記複数のガードリングと前記第3並列pn構造との間に第2の第1導電型半導体領域を備え、
前記第2ウェル領域および前記複数のガードリングと前記第3並列pn構造とが分離されていることを特徴する請求項6に記載の半導体装置。 - 前記第2ウェル領域に選択的に第1導電型の第3ソース領域が設けられ、
前記第1の電極と前記第2ウェル領域、および前記第3ソース領域は電気的に接続され、
前記ゲート電極は、前記第2ウェル領域の、前記第1の縦形第1導電型領域と前記第3ソース領域とに挟まれた部分の表面上に前記ゲート絶縁膜を介して設けられていることを特徴とする請求項7に記載の半導体装置。 - 前記第2の第1導電型半導体領域の厚さは、前記第1並列pn構造の厚さの1/3以下であることを特徴とする請求項7または8に記載の半導体装置。
- 前記第2の第1導電型半導体領域の厚さは、前記第3の縦形第2導電型領域の幅以上であることを特徴とする請求項7〜9のいずれか一つに記載の半導体装置。
- 前記第2の第1導電型半導体領域の不純物濃度は、前記第3の縦形第1導電型領域の不純物濃度よりも低いことを特徴とする請求項7〜10のいずれか一つに記載の半導体装置。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014138780 | 2014-07-04 | ||
JP2014138780 | 2014-07-04 | ||
PCT/JP2015/069362 WO2016002963A1 (ja) | 2014-07-04 | 2015-07-03 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2016002963A1 JPWO2016002963A1 (ja) | 2017-04-27 |
JP6323556B2 true JP6323556B2 (ja) | 2018-05-16 |
Family
ID=55019486
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016531495A Active JP6323556B2 (ja) | 2014-07-04 | 2015-07-03 | 半導体装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10276654B2 (ja) |
JP (1) | JP6323556B2 (ja) |
CN (1) | CN105900245B (ja) |
WO (1) | WO2016002963A1 (ja) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102015120747B4 (de) * | 2015-11-30 | 2020-10-22 | Infineon Technologies Austria Ag | Transistorbauelement mit erhöhter gate-drain-kapazität |
WO2017168735A1 (ja) * | 2016-03-31 | 2017-10-05 | 新電元工業株式会社 | パワー半導体装置及びパワー半導体装置の製造方法 |
DE102016115758B3 (de) * | 2016-08-25 | 2018-03-01 | Infineon Technologies Austria Ag | Halbleitervorrichtung, enthaltend eine Superjunction-Struktur |
JP6809330B2 (ja) | 2017-03-28 | 2021-01-06 | 豊田合成株式会社 | 半導体装置の製造方法 |
JP6870516B2 (ja) * | 2017-07-18 | 2021-05-12 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
DE102017131274B3 (de) * | 2017-12-22 | 2019-05-09 | Infineon Technologies Dresden Gmbh | Transistoranordnung und verfahren zu deren herstellung |
JP7378947B2 (ja) * | 2019-03-28 | 2023-11-14 | ローム株式会社 | 半導体装置 |
JP7492415B2 (ja) * | 2020-09-18 | 2024-05-29 | 株式会社東芝 | 半導体装置 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1019720B (zh) | 1991-03-19 | 1992-12-30 | 电子科技大学 | 半导体功率器件 |
DE4309764C2 (de) * | 1993-03-25 | 1997-01-30 | Siemens Ag | Leistungs-MOSFET |
GB2309336B (en) | 1996-01-22 | 2001-05-23 | Fuji Electric Co Ltd | Semiconductor device |
JPH09266311A (ja) | 1996-01-22 | 1997-10-07 | Fuji Electric Co Ltd | 半導体装置及びその製造方法 |
JP4765012B2 (ja) * | 2000-02-09 | 2011-09-07 | 富士電機株式会社 | 半導体装置及びその製造方法 |
JP4764974B2 (ja) * | 2000-02-09 | 2011-09-07 | 富士電機株式会社 | 半導体装置 |
JP4764987B2 (ja) * | 2000-09-05 | 2011-09-07 | 富士電機株式会社 | 超接合半導体素子 |
DE10205345B9 (de) * | 2001-02-09 | 2007-12-20 | Fuji Electric Co., Ltd., Kawasaki | Halbleiterbauelement |
JP3731520B2 (ja) * | 2001-10-03 | 2006-01-05 | 富士電機デバイステクノロジー株式会社 | 半導体装置及びその製造方法 |
JP3925319B2 (ja) | 2002-06-14 | 2007-06-06 | 富士電機デバイステクノロジー株式会社 | 半導体素子 |
JP2005322700A (ja) | 2004-05-06 | 2005-11-17 | Toshiba Corp | 半導体装置及びその製造方法 |
US8485356B2 (en) * | 2008-02-06 | 2013-07-16 | Intra Vena, LLC | Methods for exposing and using a swab |
WO2011013379A1 (en) * | 2009-07-31 | 2011-02-03 | Fuji Electric Systems Co., Ltd. | Semiconductor apparatus |
JP5985789B2 (ja) * | 2010-03-15 | 2016-09-06 | 富士電機株式会社 | 超接合半導体装置の製造方法 |
JP5665567B2 (ja) | 2011-01-26 | 2015-02-04 | 株式会社東芝 | 半導体素子 |
WO2013015014A1 (ja) | 2011-07-22 | 2013-01-31 | 富士電機株式会社 | 超接合半導体装置 |
JP5915076B2 (ja) * | 2011-10-21 | 2016-05-11 | 富士電機株式会社 | 超接合半導体装置 |
-
2015
- 2015-07-03 WO PCT/JP2015/069362 patent/WO2016002963A1/ja active Application Filing
- 2015-07-03 CN CN201580003631.1A patent/CN105900245B/zh active Active
- 2015-07-03 JP JP2016531495A patent/JP6323556B2/ja active Active
-
2016
- 2016-06-27 US US15/193,398 patent/US10276654B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US10276654B2 (en) | 2019-04-30 |
JPWO2016002963A1 (ja) | 2017-04-27 |
CN105900245A (zh) | 2016-08-24 |
US20160308037A1 (en) | 2016-10-20 |
CN105900245B (zh) | 2019-08-06 |
WO2016002963A1 (ja) | 2016-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6323556B2 (ja) | 半導体装置 | |
JP6369173B2 (ja) | 縦型半導体装置およびその製造方法 | |
JP4839519B2 (ja) | 半導体装置 | |
JP4967236B2 (ja) | 半導体素子 | |
US9142664B2 (en) | Semiconductor device | |
US8957502B2 (en) | Semiconductor device | |
US11217580B2 (en) | Semiconductor device including insulated gate bipolar transistor element and freewheeling diode element | |
JP6009731B2 (ja) | 半導体装置 | |
JP4289123B2 (ja) | 半導体装置 | |
JP6415749B2 (ja) | 炭化珪素半導体装置 | |
US9437727B2 (en) | Semiconductor element including active region, low resistance layer and vertical drift portion | |
US9620595B2 (en) | Semiconductor device | |
JP2011171552A (ja) | 半導体装置およびその製造方法 | |
JP2003224273A (ja) | 半導体装置 | |
JP2011216847A (ja) | 半導体装置 | |
JP5297706B2 (ja) | 半導体装置 | |
JP2018026450A (ja) | 半導体装置 | |
US9640644B1 (en) | Semiconductor device | |
JP5652409B2 (ja) | 半導体素子 | |
JP2003204065A (ja) | 半導体装置 | |
US9865723B2 (en) | Switching device | |
US10644145B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
JP2016149430A (ja) | 逆導通igbtを備える電子装置 | |
JP2024009372A (ja) | 超接合半導体装置 | |
JP2021034625A (ja) | スイッチング素子 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170711 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170911 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20171003 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20171204 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20171219 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180219 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180313 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20180326 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6323556 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |