JP5263830B2 - 印刷回路基板及びその製造方法 - Google Patents
印刷回路基板及びその製造方法 Download PDFInfo
- Publication number
- JP5263830B2 JP5263830B2 JP2009108507A JP2009108507A JP5263830B2 JP 5263830 B2 JP5263830 B2 JP 5263830B2 JP 2009108507 A JP2009108507 A JP 2009108507A JP 2009108507 A JP2009108507 A JP 2009108507A JP 5263830 B2 JP5263830 B2 JP 5263830B2
- Authority
- JP
- Japan
- Prior art keywords
- seed layer
- circuit board
- printed circuit
- layer portion
- insulator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
- H05K3/0035—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material of blind holes, i.e. having a metal layer at the bottom
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09481—Via in pad; Pad over filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09736—Varying thickness of a single conductor; Conductors in the same plane having different thicknesses
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0369—Etching selective parts of a metal substrate through part of its thickness, e.g. using etch resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/421—Blind plated via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
- H05K3/427—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
Description
11,12 金属層
11' シード層部
13 エッチングレジスト
14 ビアホール
15 ビア
20,21 回路パターン
22 パッド部
30 ソルダーレジスト
40 表面処理層
50 ハンダボール
60 電子素子
62 電極
65 モールディング部
70 ワイヤ
Claims (6)
- 絶縁体と、
前記絶縁体の一面に形成され、ビアホールが加工される部分が凸状になるように段差が形成されたシード層部と、
前記ビアホールに形成され、前記シード層部の凸状領域に接続されるビアと、
前記シード層部の凸状領域に形成されるメッキ層と、を含み、
前記ビアホールは、前記絶縁体を貫通するとともに前記シード層部の凸状領域を貫通せずに接することを特徴とする印刷回路基板。 - 前記メッキ層上に形成される表面処理層をさらに含むことを特徴とする請求項1に記載の印刷回路基板。
- 前記シード層部の凸状領域の面積が、前記シード層部と接する前記ビアの断面積よりも大きいか等しいことを特徴とする請求項1または2に記載の印刷回路基板。
- 絶縁体の一面に、一部が凸状に形成されるシード層部を形成する工程と、
前記絶縁体を貫通し、前記シード層部の凸状領域を貫通せずに接するビアホールを形成する工程と、
前記ビアホールの内部に前記シード層部の凸状領域に接続するようにビアを形成する工程と、
前記シード層部の凸状領域上にメッキ層を形成する工程と、
を含む印刷回路基板の製造方法。 - 前記メッキ層上に表面処理層を形成する工程をさらに含むことを特徴とする請求項4に記載の印刷回路基板の製造方法。
- 前記シード層部の凸状領域の面積が、前記シード層部に接する前記ビアの断面積よりも大きいか等しいことを特徴とする請求項4または5に記載の印刷回路基板の製造方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2008-0113533 | 2008-11-14 | ||
KR1020080113533A KR100999515B1 (ko) | 2008-11-14 | 2008-11-14 | 인쇄회로기판 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010199530A JP2010199530A (ja) | 2010-09-09 |
JP5263830B2 true JP5263830B2 (ja) | 2013-08-14 |
Family
ID=42105299
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009108507A Expired - Fee Related JP5263830B2 (ja) | 2008-11-14 | 2009-04-27 | 印刷回路基板及びその製造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US8084696B2 (ja) |
JP (1) | JP5263830B2 (ja) |
KR (1) | KR100999515B1 (ja) |
DE (1) | DE102009023629B4 (ja) |
TW (1) | TWI383724B (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017209296A1 (ja) * | 2016-06-03 | 2017-12-07 | 大日本印刷株式会社 | 貫通電極基板及びその製造方法、並びに実装基板 |
US11116070B2 (en) * | 2017-07-13 | 2021-09-07 | Cellink Corporation | Interconnect circuit methods and devices |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4170819A (en) * | 1978-04-10 | 1979-10-16 | International Business Machines Corporation | Method of making conductive via holes in printed circuit boards |
US5774340A (en) * | 1996-08-28 | 1998-06-30 | International Business Machines Corporation | Planar redistribution structure and printed wiring device |
US5689091A (en) * | 1996-09-19 | 1997-11-18 | Vlsi Technology, Inc. | Multi-layer substrate structure |
JP2007208298A (ja) * | 1997-01-10 | 2007-08-16 | Ibiden Co Ltd | プリント配線板 |
US5796163A (en) * | 1997-05-23 | 1998-08-18 | Amkor Technology, Inc. | Solder ball joint |
JP2000012991A (ja) | 1998-06-18 | 2000-01-14 | Nitto Denko Corp | 異なる厚さの導体層を有する回路基板形成部材およびそれを用いた回路基板 |
JP2000031640A (ja) * | 1998-07-08 | 2000-01-28 | Ibiden Co Ltd | プリント配線板及びその製造方法 |
JP2000244127A (ja) | 1998-12-24 | 2000-09-08 | Ngk Spark Plug Co Ltd | 配線基板および配線基板の製造方法 |
US6534852B1 (en) * | 2000-04-11 | 2003-03-18 | Advanced Semiconductor Engineering, Inc. | Ball grid array semiconductor package with improved strength and electric performance and method for making the same |
US6407458B1 (en) * | 2000-05-04 | 2002-06-18 | Amkor Technology, Inc. | Moisture-resistant integrated circuit chip package and method |
JP3538371B2 (ja) | 2000-08-10 | 2004-06-14 | ソニーケミカル株式会社 | 電気部品組立体及びその製造方法 |
DE10120408B4 (de) * | 2001-04-25 | 2006-02-02 | Infineon Technologies Ag | Elektronisches Bauteil mit einem Halbleiterchip, elektronische Baugruppe aus gestapelten Halbleiterchips und Verfahren zu deren Herstellung |
JP2003142827A (ja) * | 2001-10-31 | 2003-05-16 | Sony Corp | 多層プリント配線基板及びその製造方法 |
JP2003243824A (ja) * | 2002-02-13 | 2003-08-29 | Casio Micronics Co Ltd | 配線形成用フレキシブル基板およびフレキシブル配線基板並びにフレキシブル配線基板の製造方法 |
JP2004031710A (ja) * | 2002-06-27 | 2004-01-29 | Shinko Electric Ind Co Ltd | 配線基板の製造方法 |
TWI299247B (en) * | 2006-06-22 | 2008-07-21 | Phoenix Prec Technology Corp | Substrate with surface process structure and method for manufacturing the same |
KR100726238B1 (ko) * | 2006-07-28 | 2007-06-08 | 삼성전기주식회사 | 다층 인쇄회로기판 제조방법 |
KR100894311B1 (ko) | 2007-06-25 | 2009-04-24 | 유남전기(주) | 열교환기 시스템용 필터드라이어 |
-
2008
- 2008-11-14 KR KR1020080113533A patent/KR100999515B1/ko active IP Right Grant
-
2009
- 2009-04-22 TW TW098113386A patent/TWI383724B/zh not_active IP Right Cessation
- 2009-04-23 US US12/428,776 patent/US8084696B2/en active Active
- 2009-04-27 JP JP2009108507A patent/JP5263830B2/ja not_active Expired - Fee Related
- 2009-05-27 DE DE102009023629A patent/DE102009023629B4/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE102009023629A1 (de) | 2010-05-20 |
DE102009023629B4 (de) | 2013-05-29 |
US20100122842A1 (en) | 2010-05-20 |
JP2010199530A (ja) | 2010-09-09 |
TWI383724B (zh) | 2013-01-21 |
KR100999515B1 (ko) | 2010-12-09 |
TW201019813A (en) | 2010-05-16 |
US8084696B2 (en) | 2011-12-27 |
KR20100054568A (ko) | 2010-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI413461B (zh) | 佈線板之製造方法 | |
JP4800253B2 (ja) | 配線基板の製造方法 | |
JP4703680B2 (ja) | 埋込型印刷回路基板の製造方法 | |
KR101077380B1 (ko) | 인쇄회로기판 및 그 제조방법 | |
JP2009088469A (ja) | 印刷回路基板及びその製造方法 | |
JP2009004744A (ja) | プリント基板 | |
KR101089959B1 (ko) | 인쇄회로기판 및 그의 제조 방법 | |
KR20140044034A (ko) | 인쇄회로기판 및 그의 제조 방법 | |
TWI397358B (zh) | 打線基板及其製作方法 | |
JP2008124247A (ja) | 部品内蔵基板及びその製造方法 | |
JP5263830B2 (ja) | 印刷回路基板及びその製造方法 | |
TWI252721B (en) | Method of manufacturing double-sided printed circuit board | |
JP2010135860A (ja) | 印刷回路基板製造方法 | |
KR101013992B1 (ko) | 인쇄회로기판 제조방법 | |
JP2008288607A (ja) | 電子部品実装構造の製造方法 | |
KR101039774B1 (ko) | 인쇄회로기판 제조를 위한 범프 형성 방법 | |
JP4256454B2 (ja) | 配線基板の製造方法及び配線基板 | |
JP2008004687A (ja) | 半導体装置の製造方法 | |
CN106332444B (zh) | 电路板及其制作方法 | |
JP2007067147A (ja) | プリント配線基板およびその製造方法 | |
TWI295911B (en) | Manufacturing method of circuit board | |
JP3874669B2 (ja) | 配線基板の製造方法 | |
US7807034B2 (en) | Manufacturing method of non-etched circuit board | |
JP2010067888A (ja) | 配線基板及びその製造方法 | |
JP2004095913A (ja) | プリント配線基板及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110531 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110831 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120522 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130402 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130424 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 5263830 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |