JP5243686B2 - 薄膜トランジスタ - Google Patents
薄膜トランジスタ Download PDFInfo
- Publication number
- JP5243686B2 JP5243686B2 JP2005132714A JP2005132714A JP5243686B2 JP 5243686 B2 JP5243686 B2 JP 5243686B2 JP 2005132714 A JP2005132714 A JP 2005132714A JP 2005132714 A JP2005132714 A JP 2005132714A JP 5243686 B2 JP5243686 B2 JP 5243686B2
- Authority
- JP
- Japan
- Prior art keywords
- film transistor
- thin film
- layer
- electrode
- cgs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000010409 thin film Substances 0.000 title claims description 38
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 24
- 239000000758 substrate Substances 0.000 claims description 10
- 239000010408 film Substances 0.000 claims description 9
- 238000000034 method Methods 0.000 claims description 8
- 239000010410 layer Substances 0.000 description 45
- 238000010586 diagram Methods 0.000 description 7
- 238000001312 dry etching Methods 0.000 description 6
- 239000004973 liquid crystal related substance Substances 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 239000011229 interlayer Substances 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 4
- 239000011347 resin Substances 0.000 description 4
- 229920005989 resin Polymers 0.000 description 4
- 206010047571 Visual impairment Diseases 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000003749 cleanliness Effects 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- OFIYHXOOOISSDN-UHFFFAOYSA-N tellanylidenegallium Chemical compound [Te]=[Ga] OFIYHXOOOISSDN-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Nonlinear Science (AREA)
- Chemical & Material Sciences (AREA)
- Optics & Photonics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Mathematical Physics (AREA)
- Thin Film Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Liquid Crystal (AREA)
Description
上記従来技術では、リーク電流の低減が図られるとはいえ、表示電極電位のレベルシフトの問題についてはなんら提案されていない。したがって、レベルシフトの問題をリーク電流の低減と同時に解決する技術が望まれる。更に、大型液晶TVの本格的市場参入を実現するためには、オン電流を高めることが不可欠である。すなわちリーク電流の低減&オン電流増大&浮遊容量低減の3つを最適化することが必須になる。
前記ソース及びドレイン電極は円形状を有し、
前記ソース及びドレイン電極のいずれか一方が中央に配置され、他方がそれを囲むように同心円状に配置され、
配置された前記ソース及びドレイン電極間にチャネル領域を有し、
実効Cgs面積Sが、約150πμm2以下であり、
チャネル幅W対チャネル長L比(W/L)が、約4.5以上であり、
充電能力指標F (S÷(W/L))が、約50以下である
ことを特徴とする薄膜トランジスタである。
式1 S=π×((d+L)/2)×((d+L)/2)
式中、dはTFTのソース電極径、LはTFTのチャネル長を意味する。(図4A 参照)
式2 W/L=π×(d/L+1)
式3 F=S÷(W/L)
本実施例の薄膜トランジスタは、チャネル長Lが5μm、チャネル幅Wが47μm、W/Lが9.4、及び実効Cgs面積Sが380μm2として作製される。
尚、本願発明においては、図14A及び14Bに示されるように、各電極を矩形状に作製する点を除き、実施例1と同様の方法により作製される態様も可能である。この場合の薄膜トランジスタにおけるチャネル長Lは5μm、チャネル幅Wは60μm、W/Lは12、総TFT面積は600μm2、及び実効Cgs面積Sは225μm2である。
2 ゲート電極・配線
3 ゲート絶縁層
4 I・a-Si:H層
5 n+・a-Si:H層
6 ソース電極
7 ドレイン電極
8 層間絶縁層
9 ITO電極
10 チャネル領域
11 コンタクトホール(ゲート配線)
12 層間絶縁膜
13 コンタクトホール(ソース電極)
14 透明有機樹脂層
15 ITO表示電極
21 ゲート配線接続端子
Claims (1)
- 基板上に配置されたゲート電極と、前記ゲート電極上にゲート絶縁膜を介して配置された真性アモルファスシリコン(I・a−Si:H)層と、前記真性アモルファスシリコン層上にn+アモルファスシリコン(n+・a−Si:H)層を介して配置されたソース及びドレイン電極を備え、
前記ソース電極は円形状を有し、
前記ソース電極が中央に配置され、前記ドレイン電極がそれを囲むように同心円状に配置され、
配置された前記ソース及びドレイン電極間にチャネル領域を有する薄膜トランジスタの設計方法であって、
前記ソース電極の直径をd、チャネル幅をW、チャネル長をLとし、
前記実効Cgs面積Sを、π×((d+L)/2)×((d+L)/2)なる式により算出し、
前記チャネル幅W対チャネル長L比(W/L)を、π×(d/L+1)なる式により算出し、
前記実効Cgsへの充電能力指標Fを、S÷(W/L)なる式により定義した時に、
実効Cgs面積Sが、150πμm2以下であり、
チャネル幅W対チャネル長L比(W/L)が、4.5以上であり、
実効Cgs面積Sへの充電能力指標Fが、50以下となるように、前記ソース電極の直径dと、前記チャネル長Lを選択することを特徴とする薄膜トランジスタの設計方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005132714A JP5243686B2 (ja) | 2005-04-28 | 2005-04-28 | 薄膜トランジスタ |
KR1020050072760A KR100720428B1 (ko) | 2005-04-28 | 2005-08-09 | 박막트랜지스터 및 이를 이용한 액정표시장치 |
CN200610079008A CN100580955C (zh) | 2005-04-28 | 2006-04-28 | 薄膜晶体管及使用其的液晶显示器件 |
US11/413,107 US7348598B2 (en) | 2005-04-28 | 2006-04-28 | Thin film transistor and liquid crystal display device using the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005132714A JP5243686B2 (ja) | 2005-04-28 | 2005-04-28 | 薄膜トランジスタ |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006310636A JP2006310636A (ja) | 2006-11-09 |
JP5243686B2 true JP5243686B2 (ja) | 2013-07-24 |
Family
ID=37443889
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005132714A Expired - Fee Related JP5243686B2 (ja) | 2005-04-28 | 2005-04-28 | 薄膜トランジスタ |
Country Status (4)
Country | Link |
---|---|
US (1) | US7348598B2 (ja) |
JP (1) | JP5243686B2 (ja) |
KR (1) | KR100720428B1 (ja) |
CN (1) | CN100580955C (ja) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101291845B1 (ko) * | 2006-12-13 | 2013-07-31 | 엘지디스플레이 주식회사 | 유기발광다이오드 표시장치 및 이의 제조 방법 |
JP5498711B2 (ja) * | 2008-03-01 | 2014-05-21 | 株式会社半導体エネルギー研究所 | 薄膜トランジスタ |
KR101592014B1 (ko) | 2009-03-10 | 2016-02-19 | 삼성디스플레이 주식회사 | 액정 표시 장치 |
KR101626899B1 (ko) | 2009-04-21 | 2016-06-03 | 삼성디스플레이 주식회사 | 박막 트랜지스터 기판 및 이의 제조 방법 |
TW201041134A (en) * | 2009-05-12 | 2010-11-16 | Au Optronics Corp | Thin film transistor structure |
US8891707B2 (en) * | 2009-09-21 | 2014-11-18 | Mediatek Inc. | Receiving device and method thereof |
KR101614092B1 (ko) * | 2009-12-24 | 2016-04-21 | 삼성디스플레이 주식회사 | 포토 마스크 및 상기 포토 마스크를 이용하여 제조된 박막 트랜지스터 |
TWI534905B (zh) * | 2010-12-10 | 2016-05-21 | 半導體能源研究所股份有限公司 | 顯示裝置及顯示裝置之製造方法 |
CN103137701B (zh) | 2011-11-30 | 2018-01-19 | 株式会社半导体能源研究所 | 晶体管及半导体装置 |
CN102566178B (zh) * | 2011-12-26 | 2015-11-25 | 深圳市华星光电技术有限公司 | 一种薄膜晶体管液晶显示器、基板及制造方法 |
US9461066B2 (en) | 2012-08-10 | 2016-10-04 | Boe Technology Group Co., Ltd. | Thin film transistor and method of manufacturing the same, array substrate and display device |
CN103489921B (zh) * | 2013-09-29 | 2016-02-17 | 合肥京东方光电科技有限公司 | 一种薄膜晶体管及其制造方法、阵列基板及显示装置 |
CN105575910B (zh) * | 2016-03-17 | 2019-01-22 | 深圳市华星光电技术有限公司 | 薄膜晶体管基板的制备方法、薄膜晶体管基板和液晶面板 |
CN107845674B (zh) * | 2017-10-27 | 2020-07-03 | 合肥鑫晟光电科技有限公司 | 薄膜晶体管及其制备方法和阵列基板 |
CN108400110B (zh) * | 2018-04-27 | 2020-01-17 | 深圳市华星光电半导体显示技术有限公司 | 薄膜晶体管阵列基板及其制备方法 |
CN112835233A (zh) * | 2021-01-07 | 2021-05-25 | Tcl华星光电技术有限公司 | 阵列基板及显示面板 |
CN114792715B (zh) * | 2022-04-08 | 2024-06-11 | 武汉华星光电技术有限公司 | 显示面板 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6482674A (en) * | 1987-09-25 | 1989-03-28 | Casio Computer Co Ltd | Thin film transistor |
US5017983A (en) * | 1989-08-03 | 1991-05-21 | Industrial Technology Research Institute | Amorphous silicon thin film transistor with a depletion gate |
US5053347A (en) * | 1989-08-03 | 1991-10-01 | Industrial Technology Research Institute | Amorphous silicon thin film transistor with a depletion gate |
US5173753A (en) * | 1989-08-10 | 1992-12-22 | Industrial Technology Research Institute | Inverted coplanar amorphous silicon thin film transistor which provides small contact capacitance and resistance |
US5196911A (en) * | 1990-07-26 | 1993-03-23 | Industrial Technology Research Institute | High photosensitive depletion-gate thin film transistor |
US5355002A (en) * | 1993-01-19 | 1994-10-11 | Industrial Technology Research Institute | Structure of high yield thin film transistors |
US5414283A (en) * | 1993-11-19 | 1995-05-09 | Ois Optical Imaging Systems, Inc. | TFT with reduced parasitic capacitance |
KR0184095B1 (ko) * | 1993-12-07 | 1999-04-15 | 사토 후미오 | 표시소자 및 그 제조방법 |
JP4293434B2 (ja) | 1994-08-31 | 2009-07-08 | 株式会社半導体エネルギー研究所 | 液晶表示装置 |
JPH08160469A (ja) * | 1994-08-31 | 1996-06-21 | Semiconductor Energy Lab Co Ltd | 液晶表示装置 |
GB9726094D0 (en) * | 1997-12-10 | 1998-02-11 | Philips Electronics Nv | Thin film transistors and electronic devices comprising such |
JP2004087682A (ja) * | 2002-08-26 | 2004-03-18 | Chi Mei Electronics Corp | 薄膜トランジスタ、画像表示素子および画像表示装置 |
KR100980017B1 (ko) * | 2003-07-08 | 2010-09-03 | 삼성전자주식회사 | 박막 트랜지스터 표시판 |
US20050082492A1 (en) * | 2003-10-17 | 2005-04-21 | Wei-Chuan Lin | Image detector with tandem-gate TFT |
-
2005
- 2005-04-28 JP JP2005132714A patent/JP5243686B2/ja not_active Expired - Fee Related
- 2005-08-09 KR KR1020050072760A patent/KR100720428B1/ko active IP Right Grant
-
2006
- 2006-04-28 CN CN200610079008A patent/CN100580955C/zh active Active
- 2006-04-28 US US11/413,107 patent/US7348598B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN1870296A (zh) | 2006-11-29 |
KR20060113324A (ko) | 2006-11-02 |
KR100720428B1 (ko) | 2007-05-22 |
US7348598B2 (en) | 2008-03-25 |
JP2006310636A (ja) | 2006-11-09 |
US20060262239A1 (en) | 2006-11-23 |
CN100580955C (zh) | 2010-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5243686B2 (ja) | 薄膜トランジスタ | |
US9059296B2 (en) | Oxide thin film transistor and method of fabricating the same | |
JP5111758B2 (ja) | 薄膜トランジスタ | |
KR101414043B1 (ko) | 박막 트랜지스터 기판 | |
WO2010032386A1 (ja) | 半導体装置 | |
US8420413B2 (en) | Method for manufacturing pixel structure | |
JP5214858B2 (ja) | Tftアレイ基板及びその製造方法 | |
US20080197356A1 (en) | Thin film transistor substrate and method of manufacturing the same | |
TWI481035B (zh) | 薄膜電晶體及含有該薄膜電晶體的陣列基板 | |
JP4481942B2 (ja) | 表示装置用薄膜トランジスタ、同トランジスタを用いた基板及び表示装置とその製造方法 | |
KR101689462B1 (ko) | 디스플레이 장치 | |
KR20140075937A (ko) | 더블 게이트형 박막 트랜지스터 및 이를 포함하는 유기 발광 다이오드 표시장치 | |
US8748892B2 (en) | Thin film transistor and method for fabricating the same | |
JP2017083821A (ja) | 表示装置 | |
EP2261733A1 (en) | Pixel designs of improving the aperture ratio in an LCD | |
JP2008165029A (ja) | 液晶表示装置 | |
WO2013065600A1 (ja) | 薄膜トランジスタ、その製造方法、および表示装置 | |
US20130106679A1 (en) | Lcd panel and method of manufacturing the same | |
KR101327849B1 (ko) | 박막 트랜지스터 및 그 제조 방법과, 그를 이용한 표시장치및 표시장치용 구동 회로 | |
CN221201180U (zh) | 一种边缘器件区优化设计的tft阵列基板 | |
JP4408117B2 (ja) | アクティブマトリクス回路 | |
KR101136269B1 (ko) | 액정표시장치의 어레이 기판 및 그의 제조 방법 | |
US20190157317A1 (en) | Ips thin-film transistor array substrate and manufacturing method thereof | |
CN117878124A (zh) | 一种边缘器件区优化设计的tft阵列基板及其制作方法 | |
KR20090038620A (ko) | 액정표시장치의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080411 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100916 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100929 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101228 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20110907 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120110 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20120222 |
|
A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20120316 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120830 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120905 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130213 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130405 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20160412 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |