JP5090712B2 - フラッシュメモリ素子のプログラム方法 - Google Patents
フラッシュメモリ素子のプログラム方法 Download PDFInfo
- Publication number
- JP5090712B2 JP5090712B2 JP2006301419A JP2006301419A JP5090712B2 JP 5090712 B2 JP5090712 B2 JP 5090712B2 JP 2006301419 A JP2006301419 A JP 2006301419A JP 2006301419 A JP2006301419 A JP 2006301419A JP 5090712 B2 JP5090712 B2 JP 5090712B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- cell
- program
- applying
- memory device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/344—Arrangements for verifying correct erasure or for detecting overerased cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/344—Arrangements for verifying correct erasure or for detecting overerased cells
- G11C16/3445—Circuits or methods to verify correct erasure of nonvolatile memory cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
- G11C16/3459—Circuits or methods to verify correct programming of nonvolatile memory cells
Landscapes
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Description
102…セルストリング
110…ドレイン選択トランジスタ
120…ソース選択トランジスタ
201…セルストリング
202…セルストリング
210…ドレイン選択トランジスタ
220…ソース選択トランジスタ
301…セルストリング
302…セルストリング
310…ドレイン選択トランジスタ
320…ソース選択トランジスタ
401…セルストリング
402…セルストリング
410…ドレイン選択トランジスタ
420…ソース選択トランジスタ
Claims (15)
- 選択されたメモリセルに対してプログラム及びプログラム検証を実施する段階及び
前記プログラムされたセルが最後のワードラインに連結されたセルである場合、再プログラムを実施する段階を含むフラッシュメモリ素子のプログラム方法。 - 前記プログラムは、前記選択されたセルと連結されたワードラインに所定のプログラム電圧を印加し、選択されていないセルと連結されたワードラインに所定のパス電圧を印加して実施する請求項1に記載のフラッシュメモリ素子のプログラム方法。
- 前記プログラムは、前記選択されたセルと連結されたビットラインに接地電圧を印加し、前記選択されていないセルと連結されたビットラインに電源電圧を印加して実施する請求項1または2に記載のフラッシュメモリ素子のプログラム方法。
- 前記プログラム検証は、前記選択されたセルと連結されたワードラインに所定の検証電圧を印加し、前記選択されたセルと連結されていないワードラインに電源電圧を印加して実施する請求項1に記載のフラッシュメモリ素子のプログラム方法。
- 前記検証電圧は、前記電源電圧より低く印加する請求項4に記載のフラッシュメモリ素子のプログラム方法。
- 前記検証電圧は0〜1Vである請求項5に記載のフラッシュメモリ素子のプログラム方法。
- 前記プログラム検証は、前記選択されたセルと連結されたビットラインに前記電源電圧より低い電圧を印加し、前記選択されていないセルと連結されたビットラインに接地電圧を印加して実施する請求項1または4に記載のフラッシュメモリ素子のプログラム方法。
- 前記再プログラムは、前記最後のワードラインを通じて所定の再プログラム電圧を印加し、前記最後のワードライン以外のワードラインを通じて電源電圧を印加して実施する請求項1に記載のフラッシュメモリ素子のプログラム方法。
- 前記再プログラム電圧は、前記プログラム検証時の電圧より同一または高い電圧である請求項8に記載のフラッシュメモリ素子のプログラム方法。
- 前記再プログラム電圧は1〜1.5Vである請求項8に記載のフラッシュメモリ素子のプログラム方法。
- 前記再プログラムは、前記選択されたセルと連結されたビットラインには所定の電圧を印加し、前記選択されたセルと連結されていないビットラインには接地電圧を印加して実施する請求項1または8に記載のフラッシュメモリ素子のプログラム方法。
- 前記選択されたセルと連結されたビットラインに印加される電圧は前記電源電圧より高い電圧である請求項11に記載のフラッシュメモリ素子のプログラム方法。
- 前記選択されたセルと連結されたビットラインに印加される電圧は5Vである請求項11に記載のフラッシュメモリ素子のプログラム方法。
- 前記再プログラムは、150μs以下の時間実施する請求項1に記載のフラッシュメモリ素子のプログラム方法。
- 選択されたセルのワードラインを通じて所定のプログラム電圧を印加してプログラムを実施する段階、
前記プログラムを実施したセルのプログラム状態を検証する段階、
前記検証結果、プログラムされていないセルに対して前記プログラム電圧を上昇させてプログラムを反復実施する段階、及び
前記検証結果、プログラムされたセルが最後のワードラインに連結されたセルの場合、所定の再プログラム電圧を前記最後のワードラインを通じて印加し、ビットラインを通じて所定の電圧を印加して再プログラムする段階を含むフラッシュメモリ素子のプログラム方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2006-0041769 | 2006-05-10 | ||
KR1020060041769A KR100766241B1 (ko) | 2006-05-10 | 2006-05-10 | 플래쉬 메모리 소자의 프로그램 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007305281A JP2007305281A (ja) | 2007-11-22 |
JP5090712B2 true JP5090712B2 (ja) | 2012-12-05 |
Family
ID=38684940
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006301419A Expired - Fee Related JP5090712B2 (ja) | 2006-05-10 | 2006-11-07 | フラッシュメモリ素子のプログラム方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US7417899B2 (ja) |
JP (1) | JP5090712B2 (ja) |
KR (1) | KR100766241B1 (ja) |
CN (1) | CN100520979C (ja) |
Families Citing this family (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007132457A2 (en) | 2006-05-12 | 2007-11-22 | Anobit Technologies Ltd. | Combined distortion estimation and error correction coding for memory devices |
WO2007132456A2 (en) | 2006-05-12 | 2007-11-22 | Anobit Technologies Ltd. | Memory device with adaptive capacity |
US8050086B2 (en) | 2006-05-12 | 2011-11-01 | Anobit Technologies Ltd. | Distortion estimation and cancellation in memory devices |
WO2008053472A2 (en) | 2006-10-30 | 2008-05-08 | Anobit Technologies Ltd. | Reading memory cells using multiple thresholds |
US7848141B2 (en) * | 2006-10-31 | 2010-12-07 | Hynix Semiconductor Inc. | Multi-level cell copyback program method in a non-volatile memory device |
WO2008068747A2 (en) | 2006-12-03 | 2008-06-12 | Anobit Technologies Ltd. | Automatic defect management in memory devices |
KR100849719B1 (ko) * | 2006-12-29 | 2008-08-01 | 주식회사 하이닉스반도체 | 프리차지 전압공급회로 및 반도체 장치 |
US8151166B2 (en) * | 2007-01-24 | 2012-04-03 | Anobit Technologies Ltd. | Reduction of back pattern dependency effects in memory devices |
US8369141B2 (en) | 2007-03-12 | 2013-02-05 | Apple Inc. | Adaptive estimation of memory cell read thresholds |
WO2008139441A2 (en) | 2007-05-12 | 2008-11-20 | Anobit Technologies Ltd. | Memory device with internal signal processing unit |
US8234545B2 (en) | 2007-05-12 | 2012-07-31 | Apple Inc. | Data storage with incremental redundancy |
US8259497B2 (en) | 2007-08-06 | 2012-09-04 | Apple Inc. | Programming schemes for multi-level analog memory cells |
US8174905B2 (en) | 2007-09-19 | 2012-05-08 | Anobit Technologies Ltd. | Programming orders for reducing distortion in arrays of multi-level analog memory cells |
US8527819B2 (en) | 2007-10-19 | 2013-09-03 | Apple Inc. | Data storage in analog memory cell arrays having erase failures |
KR101509836B1 (ko) | 2007-11-13 | 2015-04-06 | 애플 인크. | 멀티 유닛 메모리 디바이스에서의 메모리 유닛의 최적화된 선택 |
US8225181B2 (en) | 2007-11-30 | 2012-07-17 | Apple Inc. | Efficient re-read operations from memory devices |
US7952927B2 (en) * | 2007-12-05 | 2011-05-31 | Micron Technology, Inc. | Adjusting program and erase voltages in a memory device |
US8209588B2 (en) | 2007-12-12 | 2012-06-26 | Anobit Technologies Ltd. | Efficient interference cancellation in analog memory cell arrays |
KR101458955B1 (ko) * | 2008-01-04 | 2014-11-10 | 삼성전자주식회사 | 넓은 패스 전압 윈도우를 얻는 플래쉬 메모리 장치의프로그램 검증 방법 |
US8156398B2 (en) | 2008-02-05 | 2012-04-10 | Anobit Technologies Ltd. | Parameter estimation based on error correction code parity check equations |
US8230300B2 (en) | 2008-03-07 | 2012-07-24 | Apple Inc. | Efficient readout from analog memory cells using data compression |
US8400858B2 (en) | 2008-03-18 | 2013-03-19 | Apple Inc. | Memory device with reduced sense time readout |
US7995388B1 (en) | 2008-08-05 | 2011-08-09 | Anobit Technologies Ltd. | Data storage using modified voltages |
US8169825B1 (en) | 2008-09-02 | 2012-05-01 | Anobit Technologies Ltd. | Reliable data storage in analog memory cells subjected to long retention periods |
US8949684B1 (en) | 2008-09-02 | 2015-02-03 | Apple Inc. | Segmented data storage |
US8482978B1 (en) | 2008-09-14 | 2013-07-09 | Apple Inc. | Estimation of memory cell read thresholds by sampling inside programming level distribution intervals |
US8239734B1 (en) | 2008-10-15 | 2012-08-07 | Apple Inc. | Efficient data storage in storage device arrays |
US8261159B1 (en) | 2008-10-30 | 2012-09-04 | Apple, Inc. | Data scrambling schemes for memory devices |
US8208304B2 (en) | 2008-11-16 | 2012-06-26 | Anobit Technologies Ltd. | Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N |
US8248831B2 (en) | 2008-12-31 | 2012-08-21 | Apple Inc. | Rejuvenation of analog memory cells |
US8174857B1 (en) | 2008-12-31 | 2012-05-08 | Anobit Technologies Ltd. | Efficient readout schemes for analog memory cell devices using multiple read threshold sets |
US8924661B1 (en) | 2009-01-18 | 2014-12-30 | Apple Inc. | Memory system including a controller and processors associated with memory devices |
US8228701B2 (en) | 2009-03-01 | 2012-07-24 | Apple Inc. | Selective activation of programming schemes in analog memory cell arrays |
US8832354B2 (en) | 2009-03-25 | 2014-09-09 | Apple Inc. | Use of host system resources by memory controller |
US8259506B1 (en) | 2009-03-25 | 2012-09-04 | Apple Inc. | Database of memory read thresholds |
US8238157B1 (en) | 2009-04-12 | 2012-08-07 | Apple Inc. | Selective re-programming of analog memory cells |
KR101572830B1 (ko) | 2009-06-22 | 2015-11-30 | 삼성전자주식회사 | 비휘발성 메모리 장치의 프로그램 방법, 비휘발성 메모리 장치 및 비휘발성 메모리 시스템 |
KR20120049186A (ko) * | 2009-07-10 | 2012-05-16 | 에이플러스 플래시 테크놀러지, 인크. | 새로운 고속 고밀도 낸드에 기초한 2t-놀 플래쉬 메모리 |
US8479080B1 (en) | 2009-07-12 | 2013-07-02 | Apple Inc. | Adaptive over-provisioning in memory systems |
US8495465B1 (en) | 2009-10-15 | 2013-07-23 | Apple Inc. | Error correction coding over multiple memory pages |
KR101371516B1 (ko) * | 2009-10-21 | 2014-03-10 | 삼성전자주식회사 | 플래시 메모리 장치의 동작 방법 및 그것을 포함하는 메모리 시스템 |
US8677054B1 (en) | 2009-12-16 | 2014-03-18 | Apple Inc. | Memory management schemes for non-volatile memory devices |
US8694814B1 (en) | 2010-01-10 | 2014-04-08 | Apple Inc. | Reuse of host hibernation storage space by memory controller |
US8677203B1 (en) | 2010-01-11 | 2014-03-18 | Apple Inc. | Redundant data storage schemes for multi-die memory systems |
US8694853B1 (en) | 2010-05-04 | 2014-04-08 | Apple Inc. | Read commands for reading interfering memory cells |
KR101131559B1 (ko) * | 2010-05-31 | 2012-04-04 | 주식회사 하이닉스반도체 | 비휘발성 메모리 장치 |
US8572423B1 (en) | 2010-06-22 | 2013-10-29 | Apple Inc. | Reducing peak current in memory systems |
US8595591B1 (en) | 2010-07-11 | 2013-11-26 | Apple Inc. | Interference-aware assignment of programming levels in analog memory cells |
US9104580B1 (en) | 2010-07-27 | 2015-08-11 | Apple Inc. | Cache memory for hybrid disk drives |
US8645794B1 (en) | 2010-07-31 | 2014-02-04 | Apple Inc. | Data storage in analog memory cells using a non-integer number of bits per cell |
US8856475B1 (en) | 2010-08-01 | 2014-10-07 | Apple Inc. | Efficient selection of memory blocks for compaction |
US8694854B1 (en) | 2010-08-17 | 2014-04-08 | Apple Inc. | Read threshold setting based on soft readout statistics |
US9021181B1 (en) | 2010-09-27 | 2015-04-28 | Apple Inc. | Memory management for unifying memory cell conditions by using maximum time intervals |
US8891313B2 (en) * | 2010-10-19 | 2014-11-18 | Macronix International Co., Ltd. | Memory device and read operation method thereof |
KR101753767B1 (ko) | 2011-07-12 | 2017-07-07 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 및 그 동작 방법 |
US8432740B2 (en) | 2011-07-21 | 2013-04-30 | Sandisk Technologies Inc. | Program algorithm with staircase waveform decomposed into multiple passes |
US8593873B2 (en) * | 2011-08-26 | 2013-11-26 | Micron Technology, Inc. | Apparatuses and methods of reprogramming memory cells |
US8750045B2 (en) | 2012-07-27 | 2014-06-10 | Sandisk Technologies Inc. | Experience count dependent program algorithm for flash memory |
TWI496148B (zh) * | 2013-02-08 | 2015-08-11 | Macronix Int Co Ltd | 快閃記憶體的可程式方法 |
KR102210520B1 (ko) * | 2013-12-19 | 2021-02-02 | 삼성전자주식회사 | 비휘발성 메모리 장치 및 그것의 소거 방법 |
CN109411001B (zh) | 2017-08-15 | 2021-07-06 | 华邦电子股份有限公司 | 快闪存储器存储装置及其读取方法 |
US11556416B2 (en) | 2021-05-05 | 2023-01-17 | Apple Inc. | Controlling memory readout reliability and throughput by adjusting distance between read thresholds |
US11847342B2 (en) | 2021-07-28 | 2023-12-19 | Apple Inc. | Efficient transfer of hard data and confidence levels in reading a nonvolatile memory |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0991978A (ja) * | 1995-09-29 | 1997-04-04 | Hitachi Ltd | 半導体不揮発性記憶装置およびそれを用いたコンピュータシステム |
JPH09180483A (ja) | 1995-12-26 | 1997-07-11 | Sony Corp | 半導体不揮発性記憶装置 |
KR100224275B1 (ko) | 1996-12-17 | 1999-10-15 | 윤종용 | Nand형 불휘발성 반도체 메모리 장치의 프로그램 검증방법 |
KR19990075686A (ko) | 1998-03-23 | 1999-10-15 | 윤종용 | 불 휘발성 반도체 메모리 장치 |
US6049492A (en) | 1998-06-29 | 2000-04-11 | Siemens Aktiengesellschaft | Interleaved sense amplifier with a single-sided precharge device |
JP4084922B2 (ja) * | 2000-12-22 | 2008-04-30 | 株式会社ルネサステクノロジ | 不揮発性記憶装置の書込み方法 |
JP2002279788A (ja) | 2001-03-16 | 2002-09-27 | Toshiba Corp | 不揮発性半導体メモリ |
US6958940B2 (en) * | 2002-02-28 | 2005-10-25 | Renesas Technology Corp. | Nonvolatile semiconductor memory device capable of realizing optimized erasing operation in a memory array |
US6850438B2 (en) | 2002-07-05 | 2005-02-01 | Aplus Flash Technology, Inc. | Combination nonvolatile memory using unified technology with byte, page and block write and simultaneous read and write operations |
JP4245437B2 (ja) * | 2003-08-08 | 2009-03-25 | シャープ株式会社 | 不揮発性半導体記憶装置の書き込み方法 |
KR100533696B1 (ko) * | 2003-08-08 | 2005-12-05 | 삼성전자주식회사 | 반도체 장치 및 그 제어 방법 |
US7020017B2 (en) * | 2004-04-06 | 2006-03-28 | Sandisk Corporation | Variable programming of non-volatile memory |
KR100642911B1 (ko) * | 2004-11-30 | 2006-11-08 | 주식회사 하이닉스반도체 | 페이지 버퍼 및 이를 이용한 플래쉬 메모리 소자의 검증방법 |
KR100680479B1 (ko) * | 2005-04-11 | 2007-02-08 | 주식회사 하이닉스반도체 | 비휘발성 메모리 장치의 프로그램 검증 방법 |
US7295478B2 (en) * | 2005-05-12 | 2007-11-13 | Sandisk Corporation | Selective application of program inhibit schemes in non-volatile memory |
KR100694968B1 (ko) * | 2005-06-30 | 2007-03-14 | 주식회사 하이닉스반도체 | 비휘발성 메모리 장치와 그것의 멀티-페이지 프로그램,독출 및 카피백 프로그램 방법 |
KR100673025B1 (ko) * | 2006-01-24 | 2007-01-24 | 삼성전자주식회사 | 고온 스트레스로 인한 읽기 마진의 감소를 보상할 수 있는플래시 메모리의 프로그램 방법 |
JP4157563B2 (ja) * | 2006-01-31 | 2008-10-01 | 株式会社東芝 | 半導体集積回路装置 |
US7457163B2 (en) * | 2006-06-01 | 2008-11-25 | Sandisk Corporation | System for verifying non-volatile storage using different voltages |
-
2006
- 2006-05-10 KR KR1020060041769A patent/KR100766241B1/ko not_active IP Right Cessation
- 2006-11-07 US US11/557,337 patent/US7417899B2/en active Active
- 2006-11-07 JP JP2006301419A patent/JP5090712B2/ja not_active Expired - Fee Related
- 2006-11-07 US US11/557,343 patent/US7539061B2/en not_active Expired - Fee Related
- 2006-11-24 CN CNB2006101452726A patent/CN100520979C/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2007305281A (ja) | 2007-11-22 |
US7417899B2 (en) | 2008-08-26 |
CN101071642A (zh) | 2007-11-14 |
CN100520979C (zh) | 2009-07-29 |
US20070263452A1 (en) | 2007-11-15 |
US20070263451A1 (en) | 2007-11-15 |
US7539061B2 (en) | 2009-05-26 |
KR100766241B1 (ko) | 2007-10-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5090712B2 (ja) | フラッシュメモリ素子のプログラム方法 | |
JP4005895B2 (ja) | 不揮発性半導体メモリ装置 | |
US9396808B2 (en) | Method and apparatus for program and erase of select gate transistors | |
US10573378B2 (en) | Methods of programming memory devices | |
JP5178167B2 (ja) | 半導体記憶装置及びそのデータ書き込み方法 | |
JP4050555B2 (ja) | 不揮発性半導体記憶装置およびそのデータ書き込み方法 | |
JP5268882B2 (ja) | 不揮発性半導体記憶装置 | |
US8315105B2 (en) | Method of erasing in non-volatile memory device | |
US7773429B2 (en) | Non-volatile memory device and driving method thereof | |
JP2008084471A (ja) | 半導体記憶装置 | |
KR100888616B1 (ko) | 소거 동작 전에 프리 프로그램 동작을 수행하는 낸드플래시 메모리 및 그것의 소거 방법 | |
JP2011018397A (ja) | Nand型フラッシュメモリ | |
KR20090007119A (ko) | 비휘발성 메모리 소자의 동작 방법 | |
KR20120059035A (ko) | 반도체 메모리 장치의 프로그램 방법 | |
US11367487B2 (en) | Nonvolatile memory device and erase method thereof | |
JP5868381B2 (ja) | 半導体記憶装置 | |
US7710778B2 (en) | NAND flash memory with reduced programming disturbance | |
US8630119B2 (en) | Method for operating non-volatile memory device | |
KR20080090801A (ko) | 낸드 플래시 메모리소자의 소거방법 | |
JP5081755B2 (ja) | 不揮発性半導体記憶装置とその読み出し方法 | |
KR20100013956A (ko) | 플래시 메모리 소자 및 이의 프로그램 방법 | |
JP5039105B2 (ja) | 不揮発性半導体記憶装置 | |
KR100784864B1 (ko) | 소거 동작 후에 포스트 프로그램 동작을 수행하는 낸드플래시 메모리 및 그것의 소거 방법 | |
KR20070034328A (ko) | 플래쉬 메모리 소자의 프로그램 방법 | |
JP2002367381A (ja) | 不揮発性半導体メモリ装置およびその書き込み方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20091013 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120127 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120207 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120828 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120913 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150921 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |