JP4800708B2 - 半導体パッケージ - Google Patents
半導体パッケージ Download PDFInfo
- Publication number
- JP4800708B2 JP4800708B2 JP2005244434A JP2005244434A JP4800708B2 JP 4800708 B2 JP4800708 B2 JP 4800708B2 JP 2005244434 A JP2005244434 A JP 2005244434A JP 2005244434 A JP2005244434 A JP 2005244434A JP 4800708 B2 JP4800708 B2 JP 4800708B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor chip
- sealing resin
- electrode
- bumps
- circuit board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
Landscapes
- Wire Bonding (AREA)
Description
2 絶縁保護膜
3、6 電極
4 バンプ
5 封止樹脂
7 回路基板
8 開口
11 狭域部
12 半導体デバイス
Claims (1)
- 電極を有する半導体チップと、
前記半導体チップの前記電極形成面に形成された絶縁保護膜と、
前記絶縁保護膜に設けられた開口と、
電極を有する回路基板と、
前記開口内で、前記絶縁保護膜の表面から外部に露出し、前記回路基板の前記電極と接続される前記半導体チップの前記電極に形成されたバンプと、
前記半導体チップと前記回路基板間を封止する封止樹脂とを有した半導体パッケージであって、
前記バンプは、2段のバンプであり、多列配置で、かつ、千鳥配置で設けられ、
前記バンプ間の前記絶縁保護膜は、それ以外の部分よりも膜厚が厚いことを特徴とする半導体パッケージ。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005244434A JP4800708B2 (ja) | 2005-08-25 | 2005-08-25 | 半導体パッケージ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005244434A JP4800708B2 (ja) | 2005-08-25 | 2005-08-25 | 半導体パッケージ |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007059703A JP2007059703A (ja) | 2007-03-08 |
JP4800708B2 true JP4800708B2 (ja) | 2011-10-26 |
Family
ID=37922915
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005244434A Expired - Fee Related JP4800708B2 (ja) | 2005-08-25 | 2005-08-25 | 半導体パッケージ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4800708B2 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4693852B2 (ja) * | 2008-02-22 | 2011-06-01 | パナソニック株式会社 | 半導体装置および半導体装置の製造方法 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10261853A (ja) * | 1997-03-18 | 1998-09-29 | Seiko Epson Corp | 基板端子の構造およびそれを具備したテープキャリアパッケージ、プリント配線板 |
JP4626839B2 (ja) * | 2001-05-21 | 2011-02-09 | 日本電気株式会社 | 半導体装置の実装方法 |
JP3886401B2 (ja) * | 2002-03-25 | 2007-02-28 | ソニーケミカル&インフォメーションデバイス株式会社 | 接続構造体の製造方法 |
JP3913177B2 (ja) * | 2003-01-15 | 2007-05-09 | 松下電器産業株式会社 | 半導体装置およびその製造方法 |
-
2005
- 2005-08-25 JP JP2005244434A patent/JP4800708B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2007059703A (ja) | 2007-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4880006B2 (ja) | 流れ防止用ダムを備えたプリント基板の製造方法 | |
JP4472682B2 (ja) | イメージセンサのウエハレベルチップスケールパッケージの製造方法 | |
JP5065586B2 (ja) | 半導体装置の製造方法 | |
TWI390683B (zh) | 半導體封裝及其製造方法 | |
JP3604248B2 (ja) | 半導体装置の製造方法 | |
US20080277802A1 (en) | Flip-chip semiconductor package and package substrate applicable thereto | |
JP2002261190A (ja) | 半導体装置、その製造方法及び電子機器 | |
JP2002184904A (ja) | 半導体装置の製造方法及び半導体装置 | |
JP4176961B2 (ja) | 半導体装置 | |
JP4357873B2 (ja) | 半導体チップのcogパッケージ | |
JP2004179345A (ja) | 半導体用基板シート材及びその製造方法、及び基板シート材を用いたモールド方法及び半導体装置の製造方法 | |
US20050212129A1 (en) | Semiconductor package with build-up structure and method for fabricating the same | |
JP3939847B2 (ja) | 半導体装置の製造方法 | |
JP4800708B2 (ja) | 半導体パッケージ | |
JP2005216921A (ja) | 半導体装置製造用のメタルマスク及び半導体装置の製造方法 | |
JP2006073586A (ja) | 半導体装置の製造方法 | |
JP4206779B2 (ja) | 半導体装置の製造方法 | |
JP2000150716A (ja) | パッケージ構造並びに半導体装置、パッケージ製造方法及び半導体装置製造方法 | |
WO2017043480A1 (ja) | 半導体パッケージ | |
JP2007189005A (ja) | 半導体装置の実装構造 | |
JP2007059851A (ja) | 半導体装置の製造方法 | |
JP3246826B2 (ja) | 半導体パッケージ | |
JP2008060159A (ja) | 半導体装置およびその製造方法 | |
JP4921645B2 (ja) | ウエハレベルcsp | |
JP2008177404A (ja) | 半導体装置、半導体モジュールおよびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080519 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20090521 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20091027 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100402 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20101005 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101206 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110517 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110708 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110802 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110804 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140812 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |