JP2935143B2 - Square chip resistor and method of manufacturing the same - Google Patents

Square chip resistor and method of manufacturing the same

Info

Publication number
JP2935143B2
JP2935143B2 JP3150112A JP15011291A JP2935143B2 JP 2935143 B2 JP2935143 B2 JP 2935143B2 JP 3150112 A JP3150112 A JP 3150112A JP 15011291 A JP15011291 A JP 15011291A JP 2935143 B2 JP2935143 B2 JP 2935143B2
Authority
JP
Japan
Prior art keywords
electrode
insulating substrate
flat plate
chip resistor
hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP3150112A
Other languages
Japanese (ja)
Other versions
JPH04372101A (en
Inventor
尊文 勝野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP3150112A priority Critical patent/JP2935143B2/en
Publication of JPH04372101A publication Critical patent/JPH04372101A/en
Application granted granted Critical
Publication of JP2935143B2 publication Critical patent/JP2935143B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Details Of Resistors (AREA)
  • Apparatuses And Processes For Manufacturing Resistors (AREA)
  • Non-Adjustable Resistors (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】この発明は、車載用、民生機器用
或いは産業機器用の角形チップ抵抗器、及びその製造方
法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a rectangular chip resistor for a vehicle, a consumer device, or an industrial device, and a method of manufacturing the same.

【0002】[0002]

【従来の技術】図3及び図4は、従来の角形チップ抵抗
器を示す要部断面図及び外観斜視図である。この角形チ
ップ抵抗器は、アルミナセラミック基板1の両端部に、
上面部、側面部及び裏面部を覆う断面「コ」字状の電極
部9が形成されている。この電極部9は、基板1の上面
側を1次電極2、基板1の側面側を2次電極2a、そし
て基板1の裏面側を3次電極3とされる。更に、基板1
の上面の両端部に形成した1次電極2,2間に跨がって
抵抗部5が形成されている。
2. Description of the Related Art FIGS. 3 and 4 are a sectional view and a perspective view, respectively, showing a main part of a conventional square chip resistor. This square chip resistor is provided at both ends of the alumina ceramic substrate 1.
An electrode portion 9 having a U-shaped cross section that covers the upper surface, the side surface, and the back surface is formed. In the electrode section 9, the upper surface of the substrate 1 is the primary electrode 2, the side surface of the substrate 1 is the secondary electrode 2a, and the rear surface of the substrate 1 is the tertiary electrode 3. Further, the substrate 1
A resistance portion 5 is formed so as to extend between the primary electrodes 2 and 2 formed at both ends of the upper surface of the substrate.

【0003】電極部9は、基板1の上面端部、側面及び
裏面端部にわたって、つまり断面「コ」字状に厚膜導体
ペースト(Agペースト)にて厚膜導電層91を形成
し、この厚膜導電層91の上面にNiメッキ膜92、更
にNiメッキ膜92の上面にPb−Snメッキ膜93を
形成して3層構造としている。そして、アルミナセラミ
ック基板1の上面の両端部の1次電極(厚膜導電層9
1)2に跨がって抵抗膜(Ruと硼珪酸鉛ガラスを主体
としたペースト)51を印刷焼成し、この抵抗膜51の
上面に1次保護膜(厚膜ガラス)52、1次保護膜52
の上面に2次保護膜(厚膜ガラス)53、2次保護膜5
3の上面に保護外装膜(厚膜ガラス)54をそれぞれ印
刷焼成して製造される。
The electrode section 9 forms a thick-film conductive layer 91 with a thick-film conductor paste (Ag paste) over the upper end, the side, and the rear end of the substrate 1, that is, in a U-shaped cross section. A Ni plating film 92 is formed on the upper surface of the thick film conductive layer 91, and a Pb-Sn plating film 93 is further formed on the upper surface of the Ni plating film 92 to form a three-layer structure. Then, primary electrodes (thick film conductive layer 9) at both ends of the upper surface of alumina ceramic substrate 1 are formed.
1) A resistive film (paste mainly composed of Ru and lead borosilicate glass) 51 is printed and baked over 2 and a primary protective film (thick glass) 52 and a primary protective film are formed on the upper surface of the resistive film 51. Membrane 52
Protective film (thick film) 53, secondary protective film 5
The protective outer film (thick film glass) 54 is printed and baked on the upper surface of each of the light-emitting devices 3 and manufactured.

【0004】[0004]

【発明が解決しようとする課題】上記、従来の角形チッ
プ抵抗器は、図3で示すように、例えばガラスエポキシ
配線基板の導体パターン7上に載置し(3次電極3を導
体パターン7上に載置し)、1次電極2及び側面電極2
a上と導体パターン7上にハンダ8を盛って接着固定す
る。電極部はハンダメッキされているので、ハンダ8の
盛が多い場合はもちろん、少ない場合もハンダ付け時に
電極部全体にハンダが載ってしまう。ところが、ハンダ
の温度に対する膨張収縮率は、電極部9を構成する厚膜
導体層91の温度に対する膨張収縮率より遙に大きい。
このため、温度差(−55°C乃至125°C、100
0乃至3000サイクル)によって、厚膜導体層91が
ハンダ部分に引っ張られる等の機械的な応力集中が生
じ、1次電極2と2次保護膜53との境界付近で厚膜導
体層91がアルミナセラミック基板1から剥がれ、断線
する恐れがある等の不利がある。
As shown in FIG. 3, the conventional square chip resistor is mounted on a conductor pattern 7 of, for example, a glass epoxy wiring board (the tertiary electrode 3 is placed on the conductor pattern 7). On the primary electrode 2 and the side electrode 2
The solder 8 is piled up and fixed on the conductor pattern 7 and the conductor pattern 7. Since the electrode portion is solder-plated, the solder is applied to the entire electrode portion at the time of soldering, not only when the number of the solders 8 is large but also when the number is small. However, the expansion and contraction rate with respect to the temperature of the solder is much larger than the expansion and contraction rate with respect to the temperature of the thick film conductor layer 91 constituting the electrode portion 9.
Therefore, the temperature difference (−55 ° C. to 125 ° C., 100 ° C.)
0 to 3000 cycles), mechanical stress concentration such as the thick-film conductor layer 91 being pulled by the solder portion occurs, and the thick-film conductor layer 91 becomes alumina near the boundary between the primary electrode 2 and the secondary protective film 53. There are disadvantages such as peeling from the ceramic substrate 1 and disconnection.

【0005】又、従来の角形チップ抵抗器は、絶縁基板
1の両側面に2次電極(側面電極)2aを形成しなけれ
ばならず、製造が手間である等の不利がある。
In addition, the conventional square chip resistor has disadvantages in that the secondary electrodes (side electrodes) 2a must be formed on both side surfaces of the insulating substrate 1 and the production is troublesome.

【0006】この発明は、以上のような課題を解消し、
製造が容易で、温度変化によっても厚膜導体層が基板か
ら剥がれて断線する恐れのない角形チップ抵抗器及びそ
の製造方法を提供することを目的とする。
[0006] The present invention solves the above problems,
It is an object of the present invention to provide a square chip resistor which is easy to manufacture and has no risk of disconnection due to peeling of a thick film conductor layer from a substrate due to a temperature change, and a method of manufacturing the same.

【0007】[0007]

【課題を解決するための手段及び作用】この目的を達成
するために、この発明の特許請求の範囲の請求項1記載
の角形チップ抵抗器は、電極形成部を貫通する貫通孔を
有する絶縁基板と、この絶縁基板の上面の両端部にそれ
ぞれ形成した電極と、絶縁基板の上面に電極間に跨がっ
て形成した抵抗部と、前記貫通孔に嵌挿され、絶縁基板
の上面の電極に接触する平板部及び絶縁基板の下面に接
触する平板部を有する電極金具とを備えることを特徴と
する。
In order to attain this object, a square chip resistor according to claim 1 of the present invention has an insulating substrate having a through hole penetrating an electrode forming portion. And electrodes formed at both ends of the upper surface of the insulating substrate, a resistance portion formed across the electrodes on the upper surface of the insulating substrate, and inserted into the through-hole, and connected to the electrodes on the upper surface of the insulating substrate. An electrode fitting having a flat plate portion in contact with and a flat plate portion in contact with the lower surface of the insulating substrate is provided.

【0008】この角形チップ抵抗器では、絶縁基板に2
次電極(側面電極)を形成せず、絶縁基板の上面にのみ
電極(1次電極)を形成する。そして、貫通孔に電極金
具を嵌挿することで、電極金具の軸部が貫通孔に挿通さ
れ、電極金具の一方の平板部が絶縁基板の上面の電極に
接触し、他方の平板部が絶縁基板の下面に接触する。こ
の結果、絶縁基板の上面の両端部(1次電極形成部)に
一方の平板部が位置すると共に、絶縁基板の下面の両端
部(3次電極形成部)に他方の平板部が位置し、絶縁基
板の上面の電極は電極金具を通じて絶縁基板の下面の平
板部に導通することになる。つまり、電極金具が1次電
極と3次電極の機能を兼有することになる。
In this rectangular chip resistor, two
The electrode (primary electrode) is formed only on the upper surface of the insulating substrate without forming the next electrode (side electrode). Then, by inserting the electrode fitting into the through hole, the shaft of the electrode fitting is inserted into the through hole, and one flat part of the electrode fitting comes into contact with the electrode on the upper surface of the insulating substrate, and the other flat part is insulated. Contact the lower surface of the substrate. As a result, one flat plate portion is located at both end portions (primary electrode forming portions) of the upper surface of the insulating substrate, and the other flat plate portion is located at both end portions (tertiary electrode forming portion) of the lower surface of the insulating substrate, The electrode on the upper surface of the insulating substrate is electrically connected to the flat plate on the lower surface of the insulating substrate through the electrode fitting. That is, the electrode fittings have both functions of the primary electrode and the tertiary electrode.

【0009】これにより、この角形チップ抵抗器を配線
基板の導体パターン上に載置し(3次電極としての電極
金具の平板部を導体パターン上に載置し)、ハンダで接
着固定する際は、導体パターンと平板部との間のみに接
着ハンダを介装することで実行できる。従って、1次電
極としての電極金具の平板部にはハンダ盛りを行う必要
がなく、ハンダの熱膨張係数と電極の熱膨張係数の違い
による機械的応力集中が避けられ、断線する恐れが解消
できる。
Thus, when the square chip resistor is placed on the conductor pattern of the wiring board (the flat plate portion of the electrode fitting as the tertiary electrode is placed on the conductor pattern) and is fixed by soldering, This can be performed by interposing an adhesive solder only between the conductor pattern and the flat plate portion. Therefore, it is not necessary to perform solder embossing on the flat plate portion of the electrode fitting as the primary electrode, so that mechanical stress concentration due to the difference between the coefficient of thermal expansion of the solder and the coefficient of thermal expansion of the electrode can be avoided, and the risk of disconnection can be eliminated. .

【0010】又、特許請求の範囲の請求項2記載の角形
チップ抵抗器の製造方法は、絶縁基板の両端部にそれぞ
れ貫通孔を形成する工程と、この貫通孔に対応する絶縁
基板の上面にそれぞれ厚膜導体層を形成する工程と、絶
縁基板の上面の厚膜導体層間に跨がって抵抗部を形成す
る工程と、前記貫通孔に挿通される軸部と、この軸部の
両端に軸部の延伸方向とは垂直方向に設けられた平板部
とを有する電極金具の軸部を前記貫通孔に嵌挿すると共
に、一方の平板部を絶縁基板の上面の厚膜導体層に接触
させ、他方の平板部を絶縁基板の下面に接触させる工程
とからなることを特徴とする。
According to a second aspect of the present invention, there is provided a method of manufacturing a square chip resistor, comprising the steps of forming through holes at both ends of an insulating substrate, and forming the through holes on the upper surface of the insulating substrate corresponding to the through holes. A step of forming a thick film conductor layer, a step of forming a resistance portion over the thick film conductor layer on the upper surface of the insulating substrate, a shaft portion inserted into the through hole, and two ends of the shaft portion. The shaft portion of the electrode fitting having a flat portion provided in a direction perpendicular to the extending direction of the shaft portion is fitted into the through hole, and one flat portion is brought into contact with the thick film conductor layer on the upper surface of the insulating substrate. Contacting the other flat portion with the lower surface of the insulating substrate.

【0011】この角形チップ抵抗器の製造方法では、絶
縁基板に形成した貫通孔に電極金具を取付ければ、電極
金具の一方の平板部が絶縁基板の上面の電極に接触し、
他方の平板部が絶縁基板の下面に接触する。つまり、電
極金具の一方の平板部が1次電極として、他方の平板部
が3次電極として機能する。このため、絶縁基板に2次
電極(側面電極)を形成する工程を省くことができ、製
造が簡単でコストを削減できる。
In this method of manufacturing a rectangular chip resistor, if an electrode fitting is attached to a through hole formed in an insulating substrate, one flat plate portion of the electrode fitting contacts an electrode on the upper surface of the insulating substrate,
The other flat portion contacts the lower surface of the insulating substrate. That is, one flat plate portion of the electrode fitting functions as a primary electrode, and the other flat plate portion functions as a tertiary electrode. Therefore, the step of forming the secondary electrode (side electrode) on the insulating substrate can be omitted, and the manufacturing can be simplified and the cost can be reduced.

【0012】[0012]

【実施例】以下、この発明に係る角形チップ抵抗器を実
施例に基づいて説明する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, a square chip resistor according to the present invention will be described based on embodiments.

【0013】図1は、その一実施例に係る角形チップ抵
抗器の要部断面図、図2は、その要部断面斜視図であ
る。この角形チップ抵抗器は、両端部(電極形成部)を
それぞれ貫通する貫通孔4,4を有するアルミナセラミ
ック基板1と、この基板1の上面の両端部にそれぞれ形
成された1次電極(表面電極)としての厚膜導体層21
と、厚膜導体層21,21間に跨がって形成された抵抗
部5と、貫通孔4,4にそれぞれ嵌挿された電極金具
6,6とを備える。
FIG. 1 is a cross-sectional view of a main part of a rectangular chip resistor according to one embodiment, and FIG. 2 is a cross-sectional perspective view of the main part. The square chip resistor includes an alumina ceramic substrate 1 having through holes 4 penetrating both ends (electrode forming portions), and primary electrodes (surface electrodes) formed on both ends of an upper surface of the substrate 1. Thick film conductor layer 21)
And a resistance part 5 formed so as to extend between the thick film conductor layers 21 and 21, and electrode fittings 6 and 6 respectively fitted in the through holes 4 and 4.

【0014】抵抗部5は、厚膜導体層21,21間に跨
がって形成された抵抗膜51と、抵抗膜51上に形成さ
れた内部保護膜(1次保護膜)52と、内部保護膜52
上に形成された2次保護膜53とからなり、抵抗膜51
にはレーザトリミング溝51aが形成され、抵抗値が調
整されている。更に、抵抗部5は保護外装膜54により
被覆され、保護外装膜54には抵抗値表示等の標印が施
されている。
The resistance portion 5 includes a resistance film 51 formed over the thick film conductor layers 21 and 21, an internal protection film (primary protection film) 52 formed on the resistance film 51, Protective film 52
And a secondary protection film 53 formed thereon.
Is formed with a laser trimming groove 51a, and the resistance value is adjusted. Further, the resistance portion 5 is covered with a protective sheathing film 54, and the protective sheathing film 54 is marked with a mark such as a resistance value display.

【0015】電極金具6は、ここでは、上側金具61と
下側金具62とで構成された断面I字状を呈するもので
ある。上側金具61は、一定幅長さ(厚膜導体層21に
対応する幅長さ)を有する平板部61aと、平板部61
aの面内に貫通孔4に対応して突設された短筒部61b
とからなる。下側金具62は、一定幅長さを有する平板
部62aと、平板部62aの面内に短筒部61bに嵌着
するよう突設された軸部62bとからなる。上側金具6
1と下側金具62が嵌着した状態では、上側金具61の
平板部61aが厚膜導体層21に接触し、下側金具62
の平板部62aが基板1の下面に接触する。従って、厚
膜導体層21は、上側金具61と下側金具62を通じて
平板部62aと導通し、平板部61aが1電極とし
て、平板部62aが3次電極として機能することにな
る。
Here, the electrode fitting 6 has an I-shaped cross section composed of an upper fitting 61 and a lower fitting 62. The upper metal fitting 61 includes a flat plate portion 61 a having a constant width length (a width length corresponding to the thick film conductor layer 21), and a flat plate portion 61.
a short cylindrical portion 61b protruding in the plane of a corresponding to the through hole 4
Consists of The lower metal fitting 62 includes a flat plate portion 62a having a constant width and a length, and a shaft portion 62b protruding from the flat plate portion 62a so as to be fitted to the short cylindrical portion 61b. Upper bracket 6
1 and the lower metal fitting 62 are fitted, the flat plate portion 61 a of the upper metal fitting 61 contacts the thick film conductor layer 21, and the lower metal fitting 62.
Contact the lower surface of the substrate 1. Therefore, the thick film conductor layer 21 is electrically connected to the flat plate portion 62a through the upper metal fitting 61 and the lower metal fitting 62, and the flat plate portion 61a functions as a primary electrode and the flat plate portion 62a functions as a tertiary electrode.

【0016】上記角形チップ抵抗器は、次の工程によっ
て製造される。まず、予めアルミナセラミック基板1の
両端部に、つまり電極部を形成する部分に、基板1を貫
通する貫通孔4をそれぞれ形成する。そして、この貫通
孔4に対応する基板1の上面の両端部に、それぞれAg
−Pd又はAgペーストにより厚膜導体層21を形成す
る。次に、アルミナセラミック基板1の上面両端側に形
成した厚膜導体層21,21間に跨がって抵抗部5を形
成する。この抵抗部5では、厚膜導体層21,21間に
跨がって、抵抗膜(Ag−Pd、Ruと硼珪酸鉛ガラス
を主体とするペースト)51を印刷焼成する。この抵抗
膜51は、適所にレーザトリミング溝51aが形成され
ることで、抵抗値が調整される。そして、抵抗膜51の
上面に、ガラスペーストにて内部保護膜(1次保護膜)
52を印刷焼成し、更に内部保護膜52の上面に2次保
護膜53を印刷焼成する。その後、抵抗部5(即ち2次
保護膜53)の上面に保護外装膜54を印刷焼成し、保
護外装膜54に抵抗値表示等の標印を厚膜印刷で行う。
The square chip resistor is manufactured by the following steps. First, through holes 4 penetrating the substrate 1 are formed in advance at both ends of the alumina ceramic substrate 1, that is, at portions where the electrode portions are to be formed. Then, Ag is provided on both ends of the upper surface of the substrate 1 corresponding to the through holes 4 respectively.
-The thick film conductor layer 21 is formed from Pd or Ag paste. Next, the resistance portion 5 is formed so as to extend between the thick film conductor layers 21 and 21 formed on both ends of the upper surface of the alumina ceramic substrate 1. In the resistance section 5, a resistance film (paste mainly composed of Ag-Pd, Ru and lead borosilicate glass) 51 is printed and fired across the thick film conductor layers 21 and 21. The resistance value of the resistance film 51 is adjusted by forming a laser trimming groove 51a at an appropriate position. Then, on the upper surface of the resistive film 51, an internal protective film (primary protective film) using a glass paste.
52 is printed and baked, and a secondary protective film 53 is printed and baked on the upper surface of the internal protective film 52. After that, the protective exterior film 54 is printed and baked on the upper surface of the resistor portion 5 (that is, the secondary protective film 53), and a mark such as a resistance value display is formed on the protective exterior film 54 by thick film printing.

【0017】次いで、多数個のチップ抵抗器が連結状態
にある基板から各チップ品にチップブレイクする。ブレ
イク後に、各チップ品において、電極金具6のうち、下
側金具62の軸部62bを貫通孔4に嵌挿し、上側金具
61の短筒部61bを厚膜導体層21の上面側から貫通
孔4に嵌挿し、軸部62bを短筒部61b内に嵌着して
かしめる。これにより、上側金具61と下側金具62が
一体に結合された電極部が形成され、角形チップ抵抗器
の完成品が得られる。
Next, a chip break is performed on each chip product from a substrate in which a large number of chip resistors are connected. After the break, in each chip product, of the electrode fittings 6, the shaft portion 62b of the lower metal fitting 62 is inserted into the through-hole 4, and the short cylindrical portion 61b of the upper metal fitting 61 is inserted into the through-hole from the upper surface side of the thick film conductor layer 21. 4 and the shaft portion 62b is fitted into the short cylindrical portion 61b and swaged. Thus, an electrode portion in which the upper metal fitting 61 and the lower metal fitting 62 are integrally connected is formed, and a completed rectangular chip resistor is obtained.

【0018】このようにして製造した角形チップ抵抗器
では、基板1に2次電極(側面電極)を形成せず、1次
電極としての厚膜導体層21のみを形成し、貫通孔4に
電極金具6を嵌着すれば、厚膜導体層21と上側金具6
1の平板部61aが接触し、下側金具62の平板部62
aが基板1の下面に接触する。従って、この角形チップ
抵抗器を配線基板の導体パターン7上に載置し(平板部
62aを導体パターン7上に載置し)、ハンダ8で接着
固定する際は、導体パターン7と平板部62aとの間の
みに接着ハンダ8を介装することで実行できる。それに
より、厚膜導体層21、即ち上側金具61の平板部61
aにはハンダ盛りを施す必要がなく、ハンダの熱膨張係
数と厚膜導体層21の熱膨張係数の違いによる機械的応
力集中が避けられ、断線する恐れが解消できる。
In the rectangular chip resistor manufactured as described above, the secondary electrode (side surface electrode) is not formed on the substrate 1 and only the thick film conductor layer 21 as the primary electrode is formed. If the metal fitting 6 is fitted, the thick film conductor layer 21 and the upper metal fitting 6
The first flat plate portion 61a contacts the flat plate portion 62 of the lower metal fitting 62.
a contacts the lower surface of the substrate 1. Therefore, when this square chip resistor is placed on the conductor pattern 7 of the wiring board (the flat plate portion 62a is placed on the conductor pattern 7) and fixed by soldering 8, the conductor pattern 7 and the flat plate portion 62a This can be performed by interposing the adhesive solder 8 only between the two. Thereby, the thick film conductor layer 21, that is, the flat plate portion 61 of the upper metal fitting 61 is formed.
It is not necessary to perform solder embossing on a, mechanical stress concentration due to the difference between the thermal expansion coefficient of the solder and the thermal expansion coefficient of the thick film conductor layer 21 can be avoided, and the risk of disconnection can be eliminated.

【0019】又、この角形チップ抵抗器の製造方法で
は、基板1の貫通孔4に電極金具6を取付ければ電極部
が形成されるので、2次電極(側面電極)を形成する工
程を省くことができ、製造が簡単でコストを削減でき
る。
In this method of manufacturing a square chip resistor, an electrode portion is formed by attaching an electrode fitting 6 to the through hole 4 of the substrate 1, so that a step of forming a secondary electrode (side electrode) is omitted. Can be manufactured easily and cost can be reduced.

【0020】[0020]

【発明の効果】以上説明したように、この発明の角形チ
ップ抵抗器によれば、絶縁基板の貫通孔に電極金具を嵌
着し、その平板部を1次電極及び2次電極として使用す
ることとしたから、チップ側部に電極が形成されないの
で、外部導体パターンと抵抗器とを接続する際に、1次
電極として絶縁基板の上面の電極に接触する電極金具の
平板部にハンダ盛りをする必要がなく、また、ハンダが
ハンダメッキ部分を介して、上面の電極の平板部に載る
ことがないから、ハンダの熱膨張係数と電極の熱膨張係
数の違いによる機械的応力集中が避けられ、断線する恐
れが解消できる。
As described above, according to the rectangular chip resistor of the present invention, the electrode fitting is fitted into the through hole of the insulating substrate, and the flat plate portion is used as the primary electrode and the secondary electrode. Therefore, since no electrodes are formed on the chip side portion, when connecting the external conductor pattern and the resistor, soldering is performed on the flat plate portion of the electrode fitting that contacts the electrode on the upper surface of the insulating substrate as a primary electrode. It is not necessary, and since the solder does not rest on the flat part of the electrode on the upper surface via the solder plating part, mechanical stress concentration due to the difference between the thermal expansion coefficient of the solder and the thermal expansion coefficient of the electrode is avoided, The risk of disconnection can be eliminated.

【0021】又、この発明の角形チップ抵抗器の製造方
法によれば、2次電極(側面電極)を形成する工程を省
くことができ、製造が簡単でコストを削減できるだけで
なく、外部電極のメッキ工程を省略でき、メッキ用の複
雑な液管理、高額なメッキ設備が不要となる。
Further, according to the method of manufacturing the square chip resistor of the present invention, the step of forming the secondary electrode (side electrode) can be omitted, and the manufacturing can be simplified and the cost can be reduced. The plating process can be omitted, and complicated liquid management for plating and expensive plating equipment are not required.

【図面の簡単な説明】[Brief description of the drawings]

【図1】実施例に係る角形チップ抵抗器を示す要部断面
図である。
FIG. 1 is a sectional view of a main part showing a square chip resistor according to an embodiment.

【図2】同実施例に係る角形チップ抵抗器の要部断面斜
視図である。
FIG. 2 is a sectional perspective view of a main part of the rectangular chip resistor according to the embodiment.

【図3】従来例に係る角形チップ抵抗器の要部断面図で
ある。
FIG. 3 is a sectional view of a main part of a rectangular chip resistor according to a conventional example.

【図4】同従来例に係る角形チップ抵抗器の外観斜視図
である。
FIG. 4 is an external perspective view of a square chip resistor according to the conventional example.

【符号の説明】[Explanation of symbols]

1 絶縁基板 4 貫通孔 5 抵抗部 6 電極金具 7 導体パターン 8 ハンダ 21 厚膜導体層 61 上側金具 62 下側金具 61a,62a 平板部 61b 短筒部 62b 軸部 DESCRIPTION OF SYMBOLS 1 Insulating substrate 4 Through-hole 5 Resistance part 6 Electrode fitting 7 Conductor pattern 8 Solder 21 Thick film conductor layer 61 Upper metal fitting 62 Lower metal fitting 61a, 62a Flat plate part 61b Short cylinder part 62b Shaft part

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】電極形成部を貫通する貫通孔を有する絶縁
基板と、この絶縁基板の上面の両端部にそれぞれ形成し
た電極と、絶縁基板の上面に電極間に跨がって形成した
抵抗部と、前記貫通孔に嵌挿され、絶縁基板の上面の電
極に接触する平板部及び絶縁基板の下面に接触する平板
部を有する電極金具とを備えることを特徴とする角形チ
ップ抵抗器。
An insulating substrate having a through hole penetrating the electrode forming portion; and an insulating substrate formed at both ends of an upper surface of the insulating substrate.
And electrodes were formed straddling between the electrodes on the upper surface of the insulating substrate
A resistance portion, and a power supply electrode on the upper surface of the insulating substrate, which is inserted into the through hole.
A flat plate part that contacts the pole and a flat plate that contacts the lower surface of the insulating substrate
And an electrode fitting having a portion .
【請求項2】絶縁基板の両端部にそれぞれ貫通孔を形成
する工程と、この貫通孔に対応する絶縁基板の上面にそ
れぞれ厚膜導体層を形成する工程と、絶縁基板の上面の
厚膜導体層間に跨がって抵抗部を形成する工程と、前記
貫通孔に挿通される軸部と、この軸部の両端に軸部の延
伸方向とは垂直方向に設けられた平板部とを有する電極
金具の軸部を前記貫通孔に嵌挿すると共に、一方の平板
部を絶縁基板の上面の厚膜導体層に接触させ、他方の平
板部を絶縁基板の下面に接触させる工程とからなること
を特徴とする角形チップ抵抗器の製造方法。
Wherein the step of forming the respective through-holes on both ends of the insulating substrate, the upper surface of the insulating substrate corresponding to the through hole Niso
Forming a respectively thick film conductor layer, the upper surface of the insulating substrate
Forming a resistor portion over the thick film conductor layer;
A shaft portion inserted into the through-hole and extension of the shaft portion at both ends of the shaft portion.
An electrode having a flat portion provided in a direction perpendicular to the stretching direction
Insert the shaft of the metal fitting into the through hole, and
Contact the thick conductor layer on the top surface of the insulating substrate, and
Contacting the plate portion with the lower surface of the insulating substrate.
A method for manufacturing a square chip resistor, comprising:
JP3150112A 1991-06-21 1991-06-21 Square chip resistor and method of manufacturing the same Expired - Fee Related JP2935143B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3150112A JP2935143B2 (en) 1991-06-21 1991-06-21 Square chip resistor and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3150112A JP2935143B2 (en) 1991-06-21 1991-06-21 Square chip resistor and method of manufacturing the same

Publications (2)

Publication Number Publication Date
JPH04372101A JPH04372101A (en) 1992-12-25
JP2935143B2 true JP2935143B2 (en) 1999-08-16

Family

ID=15489754

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3150112A Expired - Fee Related JP2935143B2 (en) 1991-06-21 1991-06-21 Square chip resistor and method of manufacturing the same

Country Status (1)

Country Link
JP (1) JP2935143B2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3307533B2 (en) * 1996-05-14 2002-07-24 アルプス電気株式会社 Chip electronic component and its manufacturing method, and surge absorber and its manufacturing method
KR100495131B1 (en) * 2002-11-19 2005-06-14 엘에스전선 주식회사 method of positive temperature coefficient electrical device for surface mounting
KR100495128B1 (en) * 2002-11-19 2005-06-14 엘에스전선 주식회사 Surface mountable electric device using electrical wire
CN109411167A (en) * 2018-12-14 2019-03-01 中国电子科技集团公司第四十三研究所 A kind of termination electrode has the thick film sheet type resistance and preparation method of through-hole structure
JPWO2020196571A1 (en) * 2019-03-28 2020-10-01

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5757502U (en) * 1980-09-19 1982-04-05
JPH0366101A (en) * 1989-08-04 1991-03-20 Matsushita Electric Ind Co Ltd Electric circuit component
JPH0430502A (en) * 1990-05-28 1992-02-03 Matsushita Electric Ind Co Ltd Square chip component

Also Published As

Publication number Publication date
JPH04372101A (en) 1992-12-25

Similar Documents

Publication Publication Date Title
US7782173B2 (en) Chip resistor
US5563572A (en) SMD resistor
US20020031860A1 (en) Chip resistor and method for manufacturing the same
JPH0513913A (en) Flexible cable connecting device for circuit substrate
JPH01302803A (en) Chip resistor and its manufacture
EP1950771A1 (en) Chip resistor and its manufacturing method
JP2935143B2 (en) Square chip resistor and method of manufacturing the same
EP0059102A2 (en) Crossover construction of thermal-head
JP3118509B2 (en) Chip resistor
JP3167968B2 (en) Manufacturing method of chip resistor
JP2806802B2 (en) Chip resistor
JP3447728B2 (en) Chip resistor
JP3353037B2 (en) Chip resistor
JP2839262B2 (en) Chip resistor and manufacturing method thereof
JPH0312446B2 (en)
JP3110677B2 (en) Chip resistor
JP2002246206A (en) Chip resistor and its manufacturing method
JP2939425B2 (en) Surface mount type resistor and its manufacturing method
JPH11283804A (en) Resistor
JPH10199703A (en) Manufacture of substrate for chip resistor, and chip resistor
JPS6322665Y2 (en)
JPH04107821U (en) Chip-shaped ceramic electronic components
JPS5918843B2 (en) Resistor circuit board and its manufacturing method
JPH11204313A (en) Electronic component and manufacture thereof
KR19980067182U (en) Printed circuit board

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees