JP2015527739A - 流体自己組立のための二重はんだ層並びに電気部品基板及びその使用方法 - Google Patents
流体自己組立のための二重はんだ層並びに電気部品基板及びその使用方法 Download PDFInfo
- Publication number
- JP2015527739A JP2015527739A JP2015525577A JP2015525577A JP2015527739A JP 2015527739 A JP2015527739 A JP 2015527739A JP 2015525577 A JP2015525577 A JP 2015525577A JP 2015525577 A JP2015525577 A JP 2015525577A JP 2015527739 A JP2015527739 A JP 2015527739A
- Authority
- JP
- Japan
- Prior art keywords
- solder
- self
- electrical component
- assembled
- temperature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910000679 solder Inorganic materials 0.000 title claims abstract description 301
- 238000001338 self-assembly Methods 0.000 title claims abstract description 118
- 239000000758 substrate Substances 0.000 title claims abstract description 63
- 238000000034 method Methods 0.000 title claims abstract description 30
- 239000012530 fluid Substances 0.000 title claims abstract description 20
- 229910045601 alloy Inorganic materials 0.000 claims abstract description 34
- 239000000956 alloy Substances 0.000 claims abstract description 34
- 239000002131 composite material Substances 0.000 claims abstract description 25
- 230000008018 melting Effects 0.000 claims description 40
- 238000002844 melting Methods 0.000 claims description 40
- 239000000203 mixture Substances 0.000 claims description 28
- 229910052738 indium Inorganic materials 0.000 claims description 11
- 229910052718 tin Inorganic materials 0.000 claims description 10
- 229910052733 gallium Inorganic materials 0.000 claims description 9
- 229910052797 bismuth Inorganic materials 0.000 claims description 7
- 229910052725 zinc Inorganic materials 0.000 claims description 5
- 238000001816 cooling Methods 0.000 claims description 4
- 229910000807 Ga alloy Inorganic materials 0.000 claims description 3
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical group [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 3
- 238000010438 heat treatment Methods 0.000 claims description 3
- 238000003756 stirring Methods 0.000 claims description 3
- 230000008021 deposition Effects 0.000 abstract description 3
- 239000002585 base Substances 0.000 description 53
- 239000010410 layer Substances 0.000 description 38
- 230000005496 eutectics Effects 0.000 description 15
- 239000007788 liquid Substances 0.000 description 15
- 238000013459 approach Methods 0.000 description 9
- 239000000463 material Substances 0.000 description 7
- 230000008569 process Effects 0.000 description 7
- 230000007774 longterm Effects 0.000 description 6
- 238000010587 phase diagram Methods 0.000 description 5
- 229910016338 Bi—Sn Inorganic materials 0.000 description 4
- 229910002056 binary alloy Inorganic materials 0.000 description 4
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 239000007787 solid Substances 0.000 description 4
- 238000009736 wetting Methods 0.000 description 4
- LYCAIKOWRPUZTN-UHFFFAOYSA-N Ethylene glycol Chemical compound OCCO LYCAIKOWRPUZTN-UHFFFAOYSA-N 0.000 description 3
- 229910020836 Sn-Ag Inorganic materials 0.000 description 3
- 229910020830 Sn-Bi Inorganic materials 0.000 description 3
- 229910020988 Sn—Ag Inorganic materials 0.000 description 3
- 229910018728 Sn—Bi Inorganic materials 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 231100000053 low toxicity Toxicity 0.000 description 3
- 229910002058 ternary alloy Inorganic materials 0.000 description 3
- 229910018956 Sn—In Inorganic materials 0.000 description 2
- 238000013019 agitation Methods 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 229910052787 antimony Inorganic materials 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000004090 dissolution Methods 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- 229910017944 Ag—Cu Inorganic materials 0.000 description 1
- 229910001152 Bi alloy Inorganic materials 0.000 description 1
- 229910016334 Bi—In Inorganic materials 0.000 description 1
- 229910020816 Sn Pb Inorganic materials 0.000 description 1
- 229910020888 Sn-Cu Inorganic materials 0.000 description 1
- 229910020922 Sn-Pb Inorganic materials 0.000 description 1
- 229910020994 Sn-Zn Inorganic materials 0.000 description 1
- 229910018731 Sn—Au Inorganic materials 0.000 description 1
- 229910019204 Sn—Cu Inorganic materials 0.000 description 1
- 229910008783 Sn—Pb Inorganic materials 0.000 description 1
- 229910009069 Sn—Zn Inorganic materials 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 229910052783 alkali metal Inorganic materials 0.000 description 1
- 150000001340 alkali metals Chemical class 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000011230 binding agent Substances 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000009835 boiling Methods 0.000 description 1
- 229910052793 cadmium Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000006023 eutectic alloy Substances 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 230000002209 hydrophobic effect Effects 0.000 description 1
- 229910052745 lead Inorganic materials 0.000 description 1
- 229910001338 liquidmetal Inorganic materials 0.000 description 1
- 238000005461 lubrication Methods 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910052753 mercury Inorganic materials 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 231100001224 moderate toxicity Toxicity 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910000510 noble metal Inorganic materials 0.000 description 1
- 231100000252 nontoxic Toxicity 0.000 description 1
- 230000003000 nontoxic effect Effects 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229910002059 quaternary alloy Inorganic materials 0.000 description 1
- 230000009257 reactivity Effects 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 231100000419 toxicity Toxicity 0.000 description 1
- 230000001988 toxicity Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K1/00—Soldering, e.g. brazing, or unsoldering
- B23K1/0008—Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
- B23K1/0016—Brazing of electronic components
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K1/00—Soldering, e.g. brazing, or unsoldering
- B23K1/20—Preliminary treatment of work or areas to be soldered, e.g. in respect of a galvanic coating
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K3/00—Tools, devices, or special appurtenances for soldering, e.g. brazing, or unsoldering, not specially adapted for particular methods
- B23K3/06—Solder feeding devices; Solder melting pans
- B23K3/0646—Solder baths
- B23K3/0669—Solder baths with dipping means
- B23K3/0684—Solder baths with dipping means with means for oscillating the workpiece
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K13/00—Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
- H05K13/04—Mounting of components, e.g. of leadless components
- H05K13/046—Surface mounting
- H05K13/0465—Surface mounting by soldering
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3468—Applying molten solder
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
- H01L2224/2908—Plural core members being stacked
- H01L2224/29082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29105—Gallium [Ga] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29113—Bismuth [Bi] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/325—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83143—Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/832—Applying energy for connecting
- H01L2224/8321—Applying energy for connecting using a reflow oven
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/83815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83905—Combinations of bonding methods provided for in at least two different groups from H01L2224/838 - H01L2224/83904
- H01L2224/83907—Intermediate bonding, i.e. intermediate bonding step for temporarily bonding the semiconductor or solid-state body, followed by at least a further bonding step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/9205—Intermediate bonding steps, i.e. partial connection of the semiconductor or solid-state body during the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/95053—Bonding environment
- H01L2224/95085—Bonding environment being a liquid, e.g. for fluidic self-assembly
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/951—Supplying the plurality of semiconductor or solid-state bodies
- H01L2224/95101—Supplying the plurality of semiconductor or solid-state bodies in a liquid medium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/9512—Aligning the plurality of semiconductor or solid-state bodies
- H01L2224/95143—Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium
- H01L2224/95146—Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium by surface tension
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10992—Using different connection materials, e.g. different solders, for the same connection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/044—Solder dip coating, i.e. coating printed conductors, e.g. pads by dipping in molten solder or by wave soldering
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/047—Soldering with different solders, e.g. two different solders on two sides of the PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/048—Self-alignment during soldering; Terminals, pads or shape of solder adapted therefor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Mechanical Engineering (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
Abstract
Description
本願は、2012年8月2日に出願された、発明の名称「DUAL SOLDER LAYER FOR FLUIDIC SELF ASSEMBLY AND ELECTRICAL COMPONENT SUBSTRATE AND METHOD EMPLOYING SAME」の米国仮特許出願第61/678933号の優先権を主張する。その全内容を引用により本明細書に含める。
自己組立を用いた電子部品の配置が電子組立品の大量生産のための重要な手法となってきている。例えば、無線周波数識別タグ(RFID)の製造の際に流体自己組立(SA)を使用することは周知である。この手法では、異なる寸法及び台形形状を有するサブミリメートルの統合パッケージを撹拌流体に投下し、そこで、これらが基板上の特定の整合くぼみに適合する。くぼみには嵌らないパッケージを除去し、そして全てが合致するまで再度投入する。次に、回路接続を、電子パッケージにわたって導電性ストリップをマスキングし付着させることによって行う。この手法は、高容量ではうまくいくが、極めて特別な幾何学形状の部品又はパッケージ及びこのパッケージに対応させるために特別にエッチングしなければならない基板を必要とする。
従来技術の欠点を解消することが本発明の課題である。
(a)電気部品基板を得、ここで、該基板は、二重はんだ層を有する少なくとも1個のはんだパッドを備え、該二重はんだ層は自己組立はんだの第1層とベースはんだの第2層とを備え、該ベースはんだの第2層は、該はんだパッド上に配置され、しかも該自己組立はんだの第1層は、該第2層上に配置され、該自己組立はんだは、第1温度よりも低い液相線温度を有し、該ベースはんだは、該第1温度よりも高い固相線温度を有するものとし;
(b)該電気部品基板及び少なくとも1個の電気部品を該第1温度で流体浴に浸漬させ、それによって自己組立はんだが液化し;
(c)該流体浴を撹拌し、それによって該電気部品が該液化自己組立はんだに付着し;
(d)該流体浴から該電気部品基板を取り出し;
(e)該電気部品基板を該ベースはんだの固相線温度よりも高い第2温度に加熱し、それによって該ベースはんだと該自己組立はんだとが混合して複合合金を形成し;そして
(f)該複合合金を冷却して該電気部品基板上の該電気部品とはんだパッドとの間の電気的はんだ接続部を形成させること
を含む方法を提供する。
本発明を、他の及びさらなる目的、利点及び能力と共により良く理解するために、次の開示及び請求の範囲を上記図面と共に参照されたい。
Claims (20)
- 二重はんだ層を有する少なくとも1個のはんだパッドを備える電気部品基板であって、該二重はんだ層が自己組立はんだの第1層及びベースはんだの第2層を備え、該ベースはんだの第2層が該はんだパッド上に配置され、該自己組立はんだの第1層が該第2層上に配置され、ここで、該自己組立はんだは第1温度よりも低い液相線温度を有し、しかも、該ベースはんだは、該第1温度よりも高い固相線温度を有する電気部品基板。
- 前記第1温度が約150℃未満である、請求項1に記載の電気部品基板。
- 前記第1温度が約100℃未満である、請求項1に記載の電気部品基板。
- 前記第1層の厚さが前記第2層の厚さよりも薄い、請求項1に記載の電気部品基板。
- 前記二重はんだ層における自己組立はんだのモル分率が約10%未満である、請求項1に記載の電気部品基板。
- 前記自己組立はんだ対前記ベースはんだの質量比が1未満である、請求項1に記載の電気部品基板。
- 前記自己組立はんだ対前記ベースはんだの質量比が0.5〜1の間である、請求項1に記載の電気部品基板。
- 前記自己組立はんだがガリウム又はガリウムの合金である、請求項1に記載の電気部品基板。
- 前記自己組立はんだ及び前記ベースはんだがBi、In及びSnから選択される同じ低融点の元素を含有する、請求項1に記載の電気部品基板。
- 前記自己組立はんだ及び前記ベースはんだがBiを含有し、該自己組立はんだ対該ベースはんだの質量分率RMが次式によって決定される、請求項1に記載の電気部品基板:
- 前記二重はんだ層における前記自己組立はんだのモル分率が少なくとも10%である、請求項1に記載の電気部品基板。
- 前記二重はんだ層における前記自己組立はんだのモル分率が少なくとも50%である、請求項1に記載の電気部品基板。
- 前記ベースはんだの融点は、電気基板に搭載される電気部品の動作温度よりも高く、かつ、該電気部品又は基板が損傷を受ける温度よりも低い、請求項1に記載の電気部品基板。
- 前記自己組立はんだがGa、In、Bi、Se、Sn及びZnから選択される低融点元素の少なくとも1種を含有する、請求項1に記載の電気部品基板。
- 流体自己組立のための方法であって、
(a)電気部品基板を得、ここで、該基板は、二重はんだ層を有する少なくとも1個のはんだパッドを備え、該二重はんだ層は自己組立はんだの第1層とベースはんだの第2層とを備え、該ベースはんだの第2層は、該はんだパッド上に配置され、しかも該自己組立はんだの第1層は、該第2層上に配置され、該自己組立はんだは、第1温度よりも低い液相線温度を有し、該ベースはんだは、該第1温度よりも高い固相線温度を有するものとし;
(b)該電気部品基板及び少なくとも1個の電気部品を該第1温度で流体浴に浸漬させ、それによって自己組立はんだが液化し;
(c)該流体浴を撹拌し、それによって該電気部品が該液化自己組立はんだに付着し;
(d)該流体浴から該電気部品基板を取り出し;
(e)該電気部品基板を該ベースはんだの固相線温度よりも高い第2温度に加熱し、それによって該ベースはんだと該自己組立はんだとが混合して複合合金を形成し;そして
(f)該複合合金を冷却して該電気部品基板上の該電気部品とはんだパッドとの間の電気的はんだ接続部を形成させること
を含む方法。 - 前記自己組立はんだを、前記流体浴から前記電気部品基板を取り出す前に固化させる、請求項15に記載の方法。
- 前記第1温度が約150℃未満である、請求項15に記載の方法。
- 前記第1温度が約100℃未満である、請求項15に記載の方法。
- 前記ベースはんだの融点は、前記電気部品の動作温度より上で、かつ、該電気部品又は基板が損傷する温度未満である、請求項15に記載の方法。
- 前記自己組立はんだ対前記ベースはんだの質量比が1未満である、請求項15に記載の方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261678933P | 2012-08-02 | 2012-08-02 | |
US61/678,933 | 2012-08-02 | ||
PCT/US2013/053135 WO2014022619A2 (en) | 2012-08-02 | 2013-08-01 | Dual solder layer for fluidic self assembly and electrical component substrate and method employing same |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2015527739A true JP2015527739A (ja) | 2015-09-17 |
JP6248107B2 JP6248107B2 (ja) | 2017-12-13 |
Family
ID=48949272
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015525577A Expired - Fee Related JP6248107B2 (ja) | 2012-08-02 | 2013-08-01 | 流体自己組立のための二重はんだ層並びに電気部品基板及びその使用方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US10039194B2 (ja) |
EP (1) | EP2880681A2 (ja) |
JP (1) | JP6248107B2 (ja) |
KR (1) | KR102092775B1 (ja) |
CN (1) | CN104704620B (ja) |
WO (1) | WO2014022619A2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021025184A1 (ko) * | 2019-08-05 | 2021-02-11 | 엘지전자 주식회사 | 오조립된 반도체 발광소자의 제거 모듈 및 이를 이용한 오조립된 반도체 발광소자의 제거방법 |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7353034B2 (en) | 2005-04-04 | 2008-04-01 | X One, Inc. | Location sharing and tracking using mobile phones or other wireless devices |
EP2688093B1 (en) * | 2012-07-19 | 2018-07-18 | Technische Universität Ilmenau | Method of and apparatus for fluidic self-assembly of components on a substrate |
WO2014022619A2 (en) | 2012-08-02 | 2014-02-06 | Osram Sylvania Inc. | Dual solder layer for fluidic self assembly and electrical component substrate and method employing same |
DE202016102266U1 (de) * | 2016-04-28 | 2017-07-31 | Reinz-Dichtungs-Gmbh | Hydrauliksystemsteuerplatte |
DE102016116353A1 (de) * | 2016-09-01 | 2018-03-01 | Osram Opto Semiconductors Gmbh | Verfahren zum Ausrichten von Halbleiterchips, Verfahren zum Anordnen von Halbleiterchips, Vorrichtung zur Herstellung eines Halbleiterbauteils und Halbleiterbauteil |
DE102017102580A1 (de) * | 2017-02-09 | 2018-08-09 | Osram Opto Semiconductors Gmbh | Verfahren zum temporären Fixieren eines Halbleiterchips auf einer Oberfläche, Verfahren zum permanenten Fixieren eines Halbleiterchips auf einer Oberfläche und Halbleiterbauelement |
DE102017104886A1 (de) * | 2017-03-08 | 2018-09-13 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung eines optoelektronischen Bauelements und optoelektronisches Bauelement |
DE102017113094A1 (de) * | 2017-06-14 | 2018-12-20 | Osram Opto Semiconductors Gmbh | Verfahren zum selbstjustierten Bestücken eines Anschlussträgers mit einem Bauteil, Vorrichtung und optoelektronisches Bauteil |
DE102018115976A1 (de) | 2017-07-10 | 2019-01-10 | Osram Opto Semiconductors Gmbh | Verfahren zum Bestücken eines Trägers mit Bauelementen, Pigment für das Bestücken eines Trägers mit einem Bauelement und Verfahren zur Herstellung eines Pigments |
DE102018114013A1 (de) | 2018-06-12 | 2019-12-12 | Osram Opto Semiconductors Gmbh | Verfahren zum fixieren eines halbleiterchips auf einer oberfläche, verfahren zur herstellung eines halbleiterbauelements und halbleiterbauelement |
DE102018116410A1 (de) * | 2018-07-06 | 2020-01-09 | Endress+Hauser SE+Co. KG | Verfahren zur Herstellung einer hochtemperaturfesten bleifreien Lotverbindung und hochtemperaturfeste bleifreie Lotverbindung |
CN109065677A (zh) * | 2018-08-17 | 2018-12-21 | 京东方科技集团股份有限公司 | Micro-LED巨量转移方法及Micro-LED基板 |
WO2023222239A1 (en) * | 2022-05-20 | 2023-11-23 | Ams-Osram International Gmbh | Method for manufacturing an optoelectronic device and optolectronic device |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5803344A (en) * | 1996-09-09 | 1998-09-08 | Delco Electronics Corp. | Dual-solder process for enhancing reliability of thick-film hybrid circuits |
JP2004119845A (ja) * | 2002-09-27 | 2004-04-15 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
JP2006278463A (ja) * | 2005-03-28 | 2006-10-12 | Dowa Mining Co Ltd | サブマウント |
US20080023435A1 (en) * | 2005-07-05 | 2008-01-31 | Enboa Wu | Method for self-assembling microstructures |
WO2008016140A1 (en) * | 2006-08-04 | 2008-02-07 | Panasonic Corporation | Bonding material, bonded portion and circuit board |
US20100139954A1 (en) * | 2009-11-24 | 2010-06-10 | Morris Christopher J | Self-Assembled Electrical Contacts |
EP2688093A1 (en) * | 2012-07-19 | 2014-01-22 | Technische Universität Ilmenau | Method of and apparatus for self-assembly of components on a substrate |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57107501A (en) * | 1980-12-25 | 1982-07-05 | Sony Corp | Conduction material |
US5071787A (en) * | 1989-03-14 | 1991-12-10 | Kabushiki Kaisha Toshiba | Semiconductor device utilizing a face-down bonding and a method for manufacturing the same |
JPH04270092A (ja) * | 1991-01-21 | 1992-09-25 | Mitsubishi Electric Corp | 半田材料及び接合方法 |
JPH0529363A (ja) * | 1991-07-22 | 1993-02-05 | Sony Corp | 配線基板 |
US6569382B1 (en) * | 1991-11-07 | 2003-05-27 | Nanogen, Inc. | Methods apparatus for the electronic, homogeneous assembly and fabrication of devices |
JPH0661277A (ja) * | 1992-08-05 | 1994-03-04 | Ryoden Semiconductor Syst Eng Kk | 半導体素子の接合方法 |
DE19524739A1 (de) * | 1994-11-17 | 1996-05-23 | Fraunhofer Ges Forschung | Kernmetall-Lothöcker für die Flip-Chip-Technik |
US5672913A (en) * | 1995-02-23 | 1997-09-30 | Lucent Technologies Inc. | Semiconductor device having a layer of gallium amalgam on bump leads |
US5803343A (en) * | 1995-10-30 | 1998-09-08 | Delco Electronics Corp. | Solder process for enhancing reliability of multilayer hybrid circuits |
US6740544B2 (en) | 2002-05-14 | 2004-05-25 | Freescale Semiconductor, Inc. | Solder compositions for attaching a die to a substrate |
US7625780B2 (en) | 2005-03-15 | 2009-12-01 | Regents Of The University Of Minnesota | Fluidic heterogeneous microsystems assembly and packaging |
US7774929B2 (en) | 2006-03-14 | 2010-08-17 | Regents Of The University Of Minnesota | Method of self-assembly on a surface |
JP5159273B2 (ja) * | 2007-11-28 | 2013-03-06 | ルネサスエレクトロニクス株式会社 | 電子装置の製造方法 |
JP2012503873A (ja) * | 2008-09-26 | 2012-02-09 | アイメック | 並列確率的組織化の実施方法 |
TW201210733A (en) * | 2010-08-26 | 2012-03-16 | Dynajoin Corp | Variable melting point solders |
KR101145870B1 (ko) * | 2010-11-01 | 2012-05-15 | 한국생산기술연구원 | 유체 자가조립 방법 |
WO2014022619A2 (en) | 2012-08-02 | 2014-02-06 | Osram Sylvania Inc. | Dual solder layer for fluidic self assembly and electrical component substrate and method employing same |
-
2013
- 2013-08-01 WO PCT/US2013/053135 patent/WO2014022619A2/en active Application Filing
- 2013-08-01 JP JP2015525577A patent/JP6248107B2/ja not_active Expired - Fee Related
- 2013-08-01 EP EP13747606.5A patent/EP2880681A2/en not_active Withdrawn
- 2013-08-01 US US14/415,676 patent/US10039194B2/en active Active
- 2013-08-01 CN CN201380040541.0A patent/CN104704620B/zh not_active Expired - Fee Related
- 2013-08-01 KR KR1020157005436A patent/KR102092775B1/ko active IP Right Grant
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5803344A (en) * | 1996-09-09 | 1998-09-08 | Delco Electronics Corp. | Dual-solder process for enhancing reliability of thick-film hybrid circuits |
JP2004119845A (ja) * | 2002-09-27 | 2004-04-15 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
JP2006278463A (ja) * | 2005-03-28 | 2006-10-12 | Dowa Mining Co Ltd | サブマウント |
US20080023435A1 (en) * | 2005-07-05 | 2008-01-31 | Enboa Wu | Method for self-assembling microstructures |
WO2008016140A1 (en) * | 2006-08-04 | 2008-02-07 | Panasonic Corporation | Bonding material, bonded portion and circuit board |
US20100139954A1 (en) * | 2009-11-24 | 2010-06-10 | Morris Christopher J | Self-Assembled Electrical Contacts |
EP2688093A1 (en) * | 2012-07-19 | 2014-01-22 | Technische Universität Ilmenau | Method of and apparatus for self-assembly of components on a substrate |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021025184A1 (ko) * | 2019-08-05 | 2021-02-11 | 엘지전자 주식회사 | 오조립된 반도체 발광소자의 제거 모듈 및 이를 이용한 오조립된 반도체 발광소자의 제거방법 |
Also Published As
Publication number | Publication date |
---|---|
KR102092775B1 (ko) | 2020-03-25 |
CN104704620A (zh) | 2015-06-10 |
EP2880681A2 (en) | 2015-06-10 |
JP6248107B2 (ja) | 2017-12-13 |
WO2014022619A2 (en) | 2014-02-06 |
US20150223346A1 (en) | 2015-08-06 |
CN104704620B (zh) | 2017-12-15 |
US10039194B2 (en) | 2018-07-31 |
WO2014022619A8 (en) | 2014-03-06 |
WO2014022619A3 (en) | 2014-04-24 |
KR20150041003A (ko) | 2015-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6248107B2 (ja) | 流体自己組立のための二重はんだ層並びに電気部品基板及びその使用方法 | |
JP6912519B2 (ja) | はんだ組成物 | |
US7628871B2 (en) | Bulk metallic glass solder material | |
JP5943066B2 (ja) | 接合方法および接合構造体の製造方法 | |
JP5664664B2 (ja) | 接合方法、電子装置の製造方法、および電子部品 | |
KR102273620B1 (ko) | 무연, 무은 솔더 합금 | |
WO2018067426A1 (en) | Advanced solder alloys for electronic enterconnects | |
JP5943065B2 (ja) | 接合方法、電子装置の製造方法、および電子部品 | |
JP2014223678A5 (ja) | ||
WO2013132942A1 (ja) | 接合方法、接合構造体およびその製造方法 | |
JPH0788679A (ja) | 無鉛すずアンチモン・ビスマス銅はんだ合金 | |
JP6184582B2 (ja) | In−bi−ag接合層を形成するための等温凝固反応を用いた接合パートナーの接合方法及び対応する複数の接合パートナーの配置構成 | |
KR20130137122A (ko) | Bi-Sn계 고온 땜납 합금 | |
US20220072664A1 (en) | Lead-free solder compositions | |
JP5187465B1 (ja) | 高温鉛フリーはんだ合金 | |
KR20190113903A (ko) | 땜납 합금, 땜납 접합 재료 및 전자회로 기판 | |
JP6543890B2 (ja) | 高温はんだ合金 | |
JP2006000925A (ja) | 無鉛はんだ合金およびその製造方法 | |
JP2016052687A (ja) | はんだ接着体 | |
JP2014146713A (ja) | はんだ材料及びはんだ付け方法 | |
JP2013132643A (ja) | はんだ接着体 | |
Tsai et al. | Applications of Ag-alloy stud bump for IC and LED packages |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160309 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20161213 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170131 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20171107 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20171120 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6248107 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |