JP2010010174A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP2010010174A JP2010010174A JP2008164207A JP2008164207A JP2010010174A JP 2010010174 A JP2010010174 A JP 2010010174A JP 2008164207 A JP2008164207 A JP 2008164207A JP 2008164207 A JP2008164207 A JP 2008164207A JP 2010010174 A JP2010010174 A JP 2010010174A
- Authority
- JP
- Japan
- Prior art keywords
- sealing
- wire
- flat portion
- semiconductor chip
- contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 107
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 42
- 238000000034 method Methods 0.000 title abstract description 48
- 238000007789 sealing Methods 0.000 claims abstract description 168
- 239000003566 sealing material Substances 0.000 claims abstract description 6
- 238000003825 pressing Methods 0.000 claims description 3
- 229920005989 resin Polymers 0.000 abstract description 35
- 239000011347 resin Substances 0.000 abstract description 35
- 230000007547 defect Effects 0.000 abstract description 4
- 230000006866 deterioration Effects 0.000 abstract description 4
- 229910000679 solder Inorganic materials 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 7
- 239000003822 epoxy resin Substances 0.000 description 6
- 229920000647 polyepoxide Polymers 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- 238000000465 moulding Methods 0.000 description 5
- 229920001187 thermosetting polymer Polymers 0.000 description 5
- 101100386237 Caenorhabditis elegans daf-7 gene Proteins 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 4
- 230000001070 adhesive effect Effects 0.000 description 4
- 230000002950 deficient Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000000470 constituent Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000004299 exfoliation Methods 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000001131 transforming effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85203—Thermocompression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
- H01L2224/85207—Thermosonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Abstract
【解決手段】半導体チップの主表面の電極パッドと配線基板の接続パッドとの間にワイヤをボンディングする工程と、ここでワイヤは、半導体チップの電極パッドから上方に向かってループ状を形成し、ループ状のワイヤにフラット部を形成する工程と、フラット部が埋設するように半導体チップを封止材料で封止する工程とを備える半導体装置の製造方法を採用する。
【選択図】なし
Description
以下、本発明の第1の実施形態である半導体装置及びその製造方法について図面を参照して説明する。
また、一次封止体10の上面10aには、二次封止体102が積層されている。二次封止体102は、一次封止体10と同様に例えばエポキシ樹脂等の熱硬化性樹脂からなる。
図2〜図3に示すように、半導体チップ6の主表面6aの電極パッド8と配線基板2の接続パッド3との間にワイヤ19でボンディング行う。ここでワイヤ19は、半導体チップ6の電極パッド8から上方に向かってループ状を形成してなる。次にループ状のワイヤ19の最頂部にフラット部19aを形成する。そして、フラット部19aが埋設するように半導体チップ6を封止材料(一次封止体10、二次封止体102)で封止する。
本実施形態では、配線基板2上にDAF7を介して半導体チップ2を搭載し、半導体チップ6の電極パッド8と配線基板2の接続パッド3とをループ状のワイヤ19でボンディングする。ワイヤ19は、上方に向けてループ状に形成する。これにより、ワイヤ19には最頂部が形成される。次に、封止工程第1段階(フラット部形成工程及び封止工程)として、図2のとおり上部封止金型18(可動部材)の当接面18aをボンディングワイヤ19の最頂部と接触する条件、すなわち半導体チップ6の上面6a(主表面)からの厚さH2(例えばH2=0.08mm)程度の位置に設定した状態で、一次封止体10による一次封止を実施する。上部封止金型18は、特開平10−189631号のような可動用一部金型ではなく平板状の金型全体でよい。第1段階での目的は、上部封止金型18とワイヤ19の最頂部を接触させることでワイヤ19にフラット部19aを形成し、ループ高さを一括にフラットとさせてバラつきを抑えたまま封止することであり、この段階ではワイヤ19のフラット部19aが露出したものが未だありうる状態である。
図5と図6は、第2実施形態である半導体装置の製造方法の封止工程における断面図である。
本実施形態では、封止工程第1段階(フラット部形成工程及び封止工程)として、図5のとおり上部封止金型18に厚さが例えば0.10mm程度の第1離型フィルム191(当接部材)を取り付けた状態で、第1離型フィルム191がボンディングワイヤ19の最頂部と接触する位置、例えば半導体チップ6の主表面6aから上部封止金型18までの間隔H4(例えばH4=0.18mm)程度の位置(第1位置)に上部封止金型18を一度下げる。第1段階での目的は、第1離型フィルム191とワイヤ19の上部ループ部分を接触し押さえ込ませることでワイヤ19を一括にフラットにし、ワイヤ19のループ状の最頂部をフラット部19aに変形させて高さのバラつきを揃えることである。一括にフラットにした後、樹脂封止を行わないまま上部封止金型18及び第1離型フィルム191を一旦元の位置(第2位置)に戻す。
図8と図9は、第3実施形態である半導体装置の製造方法の封止工程における断面図である。
本実施形態では、フラット部形成工程及び封止工程において、図8のように上部封止金型18に2層フィルム300を設置した状態で、ボンディングワイヤ19の上面と接触する条件の位置、すなわち、半導体チップ6の主平面6aから上部封止金型18までの距離H6(例えばH6=0.18mm)程度に上部封止金型18を下げ、ワイヤ19にフラット部19aを形成してループ高さのバラつきを揃えたまま一次封止体10による封止を行う。2層フィルム300は、上側が離型フィルム193(離型部材)であり下側が一次封止体10の構成材料に類似する例えばエポキシ樹脂系材料のような薄い絶縁性フィルム203(当接部材);厚さは0.02mm程度で構成されている。2層フィルム300の層間の接着性は弱いものでよく、フィルム同士が接着されないまま2層の状態に設定されていてもよい。
本実施例の半導体装置の製造に用いる配線母基板は、例えばガラスエポキシ基材からなる基板であり、複数の製品形成領域を有している。製品形成領域はマトリックス配置されており、それぞれの製品形成領域間にはダイシングラインが形成されている。ダイシングラインで切断することにより、製品形成領域は半導体装置の配線基板2となる部位である。
製品形成領域は、半導体装置の配線基板2と同様の構造であり、一面の半導体チップ6の搭載される部位の周囲には複数の接続パッド3が形成されており、他面側には格子状に配置された複数のランド4が形成されている。接続パッド3とそれと対応するランド4とは配線等を介して電気的に接続されている。また、ランド4は、基板作成時に所定の場所に例えば半田ボールからなるバンプ5が形成できるように配置されている。このような配線母基板M1が準備される。配線母基板M1はダイボンディング工程に移行される。
まず、第1実施例と同様にダイボンディング工程とワイヤボンディング工程を実施した後、モールド工程に移行する。本実施例の場合は、図11(a)のとおり厚い離型フィルム191を上部封止金型18に設定した後、離型フィルム191がボンディングワイヤ19の最頂部と接触する位置に上部封止金型18を押下し、チップ上端から離型フィルム下端の間隔=0.08mm程度に設定する。図示しない下部封止金型により前記配線母基板を型閉めしワイヤの一括フラットニング状態を形成し、フラット部19aを設ける(図11(b))。
先ず、第1実施例と同様にダイボンディング工程とワイヤボンディング工程を実施した後、モールド工程に移行する。
Claims (5)
- 半導体チップの主表面の電極パッドと配線基板の接続パッドとの間にワイヤをボンディングする工程と、
ここで該ワイヤは、該半導体チップの該電極パッドから上方に向かってループ状を形成し、
前記ループ状のワイヤにフラット部を形成する工程と、
前記フラット部が埋設するように半導体チップを封止材料で封止する工程とを備える半導体装置の製造方法。 - 前記フラット部形成工程は、前記半導体チップの主表面に対向して当接面を有する可動部材を配設し、該可動部材を下降させて該当接面を前記ワイヤの最頂部に当接させて押圧して該ワイヤにフラット部を形成する、
前記封止工程は、前記可動部材を前記フラット部から上昇させて前記当接面と前記フラット部との間に形成される空間に封止部材を設けて該フラット部が埋設するようにして前記半導体チップを封止する、ことを特徴とする請求項1記載の半導体装置の製造方法。 - 前記フラット部形成工程は、前記半導体チップの主表面に対向して当接部材を有する可動部材を配設し、該可動部材を第1位置まで下降させて該当接部材を前記ワイヤの最頂部に当接させて押圧して該ワイヤにフラット部を形成する、
前記封止工程は、前記可動部材を前記フラット部から第2位置まで上昇させた後、前記当接部材を取り除いて該当接部材より厚さの薄い封止形成部材を取り付けて、前記可動部材を前記第1位置まで下降させて該封止形成部材と前記フラット部との間に形成された空間に封止部材を設けて該フラット部が埋設するようにして半導体チップを封止する、ことを特徴とする請求項1記載の半導体装置の製造方法。 - 前記フラット部形成工程は、前記半導体チップの主表面に対向して当接部材に取り付けられた離型部材を有する可動部材を配設し、該可動部材を下降させて当接部材を前記ワイヤの最頂部に当接させて押圧して該ワイヤにフラット部を形成する、
前記封止工程は、前記当接部材を前記フラット部に当接させた後、前記可動部材を上昇させて前記当接部材を該離型部材から分離させ、該当接部材と前記フラット部との間に形成された空間に封止部材を設けて該フラット部が埋設するようにして半導体チップを封止する、ことを特徴とする請求項1記載の半導体装置の製造方法。 - 前記当接部材は、絶縁性フィルムであることを特徴とする請求項4記載の半導体装置の製造方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008164207A JP5543084B2 (ja) | 2008-06-24 | 2008-06-24 | 半導体装置の製造方法 |
US12/457,588 US8169089B2 (en) | 2008-06-24 | 2009-06-16 | Semiconductor device including semiconductor chip and sealing material |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008164207A JP5543084B2 (ja) | 2008-06-24 | 2008-06-24 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010010174A true JP2010010174A (ja) | 2010-01-14 |
JP5543084B2 JP5543084B2 (ja) | 2014-07-09 |
Family
ID=41430374
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008164207A Expired - Fee Related JP5543084B2 (ja) | 2008-06-24 | 2008-06-24 | 半導体装置の製造方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US8169089B2 (ja) |
JP (1) | JP5543084B2 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014167973A (ja) * | 2013-02-28 | 2014-09-11 | Toshiba Corp | 半導体装置およびその製造方法 |
JP2017107926A (ja) * | 2015-12-08 | 2017-06-15 | 株式会社新川 | 電子部品実装装置 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8035235B2 (en) * | 2009-09-15 | 2011-10-11 | Stats Chippac Ltd. | Integrated circuit packaging system with package-on-package and method of manufacture thereof |
TWI538071B (zh) * | 2010-11-16 | 2016-06-11 | 星科金朋有限公司 | 具連接結構之積體電路封裝系統及其製造方法 |
JP5747737B2 (ja) | 2011-08-26 | 2015-07-15 | 三菱電機株式会社 | 半導体装置とその製造方法 |
JP6450181B2 (ja) * | 2014-12-18 | 2019-01-09 | 株式会社ジェイデバイス | 半導体装置 |
US9888579B2 (en) * | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
DE102017210894A1 (de) * | 2017-06-28 | 2019-01-03 | Robert Bosch Gmbh | Elektronikmodul und Verfahren zur Herstellung eines Elektronikmoduls |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5541755A (en) * | 1978-09-20 | 1980-03-24 | Toshiba Corp | Wire-bonding apparatus |
JP2003249521A (ja) * | 2002-02-26 | 2003-09-05 | Sanyo Electric Co Ltd | 半導体装置の製造方法 |
Family Cites Families (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3784883A (en) * | 1971-07-19 | 1974-01-08 | Communications Transistor Corp | Transistor package |
JPH05299530A (ja) | 1992-04-17 | 1993-11-12 | Oki Electric Ind Co Ltd | 樹脂封止半導体装置及びその製造方法 |
JPH06334109A (ja) | 1993-05-27 | 1994-12-02 | Hitachi Cable Ltd | 半導体装置用リードフレームと半導体装置の製造方法 |
US6294411B1 (en) * | 1996-10-25 | 2001-09-25 | Nippon Steel Semiconductor Corporation | Method for molding a semiconductor device utilizing a satin finish |
JP3902846B2 (ja) | 1996-10-25 | 2007-04-11 | ユー・エム・シー・ジャパン株式会社 | 半導体装置の製造方法及びこの製造方法に用いる金型 |
US6476481B2 (en) * | 1998-05-05 | 2002-11-05 | International Rectifier Corporation | High current capacity semiconductor device package and lead frame with large area connection posts and modified outline |
JP2000049184A (ja) * | 1998-05-27 | 2000-02-18 | Hitachi Ltd | 半導体装置およびその製造方法 |
US6396143B1 (en) * | 1999-04-30 | 2002-05-28 | Mitsubishi Gas Chemical Company, Inc. | Ball grid array type printed wiring board having exellent heat diffusibility and printed wiring board |
US6291898B1 (en) * | 2000-03-27 | 2001-09-18 | Advanced Semiconductor Engineering, Inc. | Ball grid array package |
JP4454774B2 (ja) | 2000-03-29 | 2010-04-21 | 日東電工株式会社 | 半導体チップの樹脂封止方法及び半導体チップ樹脂封止用離型フィルム |
JP2002299357A (ja) | 2001-03-30 | 2002-10-11 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
US7196415B2 (en) * | 2002-03-22 | 2007-03-27 | Broadcom Corporation | Low voltage drop and high thermal performance ball grid array package |
US7064420B2 (en) * | 2002-09-30 | 2006-06-20 | St Assembly Test Services Ltd. | Integrated circuit leadframe with ground plane |
JP2005019493A (ja) * | 2003-06-24 | 2005-01-20 | Renesas Technology Corp | 半導体装置 |
KR100546364B1 (ko) * | 2003-08-13 | 2006-01-26 | 삼성전자주식회사 | 유연성 필름을 이용한 반도체 패키지 및 그 제조방법 |
US8552551B2 (en) * | 2004-05-24 | 2013-10-08 | Chippac, Inc. | Adhesive/spacer island structure for stacking over wire bonded die |
US20050269692A1 (en) * | 2004-05-24 | 2005-12-08 | Chippac, Inc | Stacked semiconductor package having adhesive/spacer structure and insulation |
US7420809B2 (en) * | 2004-06-22 | 2008-09-02 | Lsi Corporation | Heat spreader in integrated circuit package |
JP2006032471A (ja) | 2004-07-13 | 2006-02-02 | Disco Abrasive Syst Ltd | Csp基板の製造方法 |
EP1794808B1 (en) * | 2004-09-10 | 2017-08-09 | Seoul Semiconductor Co., Ltd. | Light emitting diode package having multiple molding resins |
JP2007049115A (ja) * | 2005-07-13 | 2007-02-22 | Seiko Epson Corp | 半導体装置 |
KR20070045462A (ko) * | 2005-10-27 | 2007-05-02 | 엘지이노텍 주식회사 | 발광 다이오드 패키지 |
KR101221217B1 (ko) * | 2005-12-29 | 2013-01-15 | 엘지디스플레이 주식회사 | 발광 다이오드 및 그 제조방법 및 이를 구비한 백라이트어셈블리 |
US7312519B2 (en) * | 2006-01-12 | 2007-12-25 | Stats Chippac Ltd. | Stacked integrated circuit package-in-package system |
JP5598787B2 (ja) * | 2006-04-17 | 2014-10-01 | マイクロンメモリジャパン株式会社 | 積層型半導体装置の製造方法 |
KR100731678B1 (ko) * | 2006-05-08 | 2007-06-22 | 서울반도체 주식회사 | 칩형 발광 다이오드 패키지 및 그것을 갖는 발광 장치 |
US20080054431A1 (en) * | 2006-08-31 | 2008-03-06 | Tingqing Wang | Embedded package in package |
JP2008103685A (ja) * | 2006-09-22 | 2008-05-01 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
CN101286520A (zh) * | 2007-04-10 | 2008-10-15 | 鸿富锦精密工业(深圳)有限公司 | 影像感测晶片封装结构及其封装方法 |
US7898813B2 (en) * | 2007-06-25 | 2011-03-01 | Kabushiki Kaisha Toshiba | Semiconductor memory device and semiconductor memory card using the same |
US8111521B2 (en) * | 2007-08-08 | 2012-02-07 | Intel Corporation | Package-based filtering and matching solutions |
US8143102B2 (en) * | 2007-10-04 | 2012-03-27 | Stats Chippac Ltd. | Integrated circuit package system including die having relieved active region |
US20090134504A1 (en) * | 2007-11-28 | 2009-05-28 | Walton Advanced Engineering, Inc. | Semiconductor package and packaging method for balancing top and bottom mold flows from window |
US7741154B2 (en) * | 2008-03-26 | 2010-06-22 | Stats Chippac Ltd. | Integrated circuit package system with stacking module |
US7732921B2 (en) * | 2008-03-27 | 2010-06-08 | Powertech Technology Inc. | Window type BGA semiconductor package and its substrate |
-
2008
- 2008-06-24 JP JP2008164207A patent/JP5543084B2/ja not_active Expired - Fee Related
-
2009
- 2009-06-16 US US12/457,588 patent/US8169089B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5541755A (en) * | 1978-09-20 | 1980-03-24 | Toshiba Corp | Wire-bonding apparatus |
JP2003249521A (ja) * | 2002-02-26 | 2003-09-05 | Sanyo Electric Co Ltd | 半導体装置の製造方法 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014167973A (ja) * | 2013-02-28 | 2014-09-11 | Toshiba Corp | 半導体装置およびその製造方法 |
JP2017107926A (ja) * | 2015-12-08 | 2017-06-15 | 株式会社新川 | 電子部品実装装置 |
Also Published As
Publication number | Publication date |
---|---|
JP5543084B2 (ja) | 2014-07-09 |
US20090315192A1 (en) | 2009-12-24 |
US8169089B2 (en) | 2012-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI527175B (zh) | 半導體封裝件、基板及其製造方法 | |
KR100551641B1 (ko) | 반도체 장치의 제조 방법 및 반도체 장치 | |
JP3155741B2 (ja) | Cspのbga構造を備えた半導体パッケージ | |
US8575763B2 (en) | Semiconductor device and method of manufacturing the same | |
JP5543084B2 (ja) | 半導体装置の製造方法 | |
US6737300B2 (en) | Chip scale package and manufacturing method | |
US7816183B2 (en) | Method of making a multi-layered semiconductor device | |
US20080111224A1 (en) | Multi stack package and method of fabricating the same | |
US7660130B2 (en) | Semiconductor device | |
JP2015008210A (ja) | 半導体装置の製造方法 | |
TW202025419A (zh) | 低翹曲扇出型封裝結構 | |
JP2010103348A (ja) | 半導体装置及びその製造方法 | |
TWI771712B (zh) | 封裝基板及其製造方法 | |
KR101474189B1 (ko) | 집적회로 패키지 | |
US20090321920A1 (en) | Semiconductor device and method of manufacturing the same | |
JP2010135501A (ja) | 半導体装置の製造方法 | |
TWI651827B (zh) | 無基板封裝結構 | |
US20070114672A1 (en) | Semiconductor device and method of manufacturing the same | |
US8878070B2 (en) | Wiring board and method of manufacturing a semiconductor device | |
TWI628756B (zh) | 封裝結構及其製作方法 | |
TWI590349B (zh) | 晶片封裝體及晶片封裝製程 | |
JP2005142452A (ja) | 半導体装置及びその製造方法 | |
US20170133344A1 (en) | Semiconductor device with a resin layer and method of manufacturing the same | |
JP5587464B2 (ja) | 半導体装置の製造方法 | |
JP4344752B2 (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110412 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20130731 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20130801 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130905 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20131001 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20131108 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20131217 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20131218 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20131224 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20140228 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20140305 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140326 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140415 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140508 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5543084 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |