JP2003142606A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003142606A5 JP2003142606A5 JP2001341367A JP2001341367A JP2003142606A5 JP 2003142606 A5 JP2003142606 A5 JP 2003142606A5 JP 2001341367 A JP2001341367 A JP 2001341367A JP 2001341367 A JP2001341367 A JP 2001341367A JP 2003142606 A5 JP2003142606 A5 JP 2003142606A5
- Authority
- JP
- Japan
- Prior art keywords
- region
- semiconductor substrate
- misfet
- impurity concentration
- concentration distribution
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001341367A JP2003142606A (ja) | 2001-11-07 | 2001-11-07 | 半導体記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001341367A JP2003142606A (ja) | 2001-11-07 | 2001-11-07 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2003142606A JP2003142606A (ja) | 2003-05-16 |
JP2003142606A5 true JP2003142606A5 (de) | 2005-06-30 |
Family
ID=19155397
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2001341367A Pending JP2003142606A (ja) | 2001-11-07 | 2001-11-07 | 半導体記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2003142606A (de) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100636669B1 (ko) | 2004-06-25 | 2006-10-23 | 주식회사 하이닉스반도체 | 디램 메모리 셀의 제조방법 |
JP5493303B2 (ja) * | 2008-07-09 | 2014-05-14 | 富士通セミコンダクター株式会社 | 半導体装置及びその製造方法 |
KR20210100492A (ko) * | 2020-02-06 | 2021-08-17 | 주식회사 엘지에너지솔루션 | 이차전지 제조방법 및 그를 포함하는 전지팩 제조방법 |
-
2001
- 2001-11-07 JP JP2001341367A patent/JP2003142606A/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2006502581A5 (de) | ||
JP2005317978A5 (de) | ||
KR970072485A (ko) | 반도체 장치 및 그 제조 방법 | |
US5780902A (en) | Semiconductor device having LDD structure with pocket on drain side | |
WO2001001449A8 (en) | Semiconductor device manufacturing using low energy high tilt angle ion implantation | |
TW449836B (en) | Manufacturing method and device for forming anti-punch-through region by large-angle-tilt implantation | |
US20080121992A1 (en) | Semiconductor device including diffusion barrier region and method of fabricating the same | |
TW200610007A (en) | Semiconductor device having high-k gate dielectric layer and method for manufacturing the same | |
DE60131334D1 (de) | Halbleiterbauelement mit zweifachem gate und dessen herstellungsverfahren | |
JP2003142606A5 (de) | ||
JP2002231832A5 (de) | ||
US6933564B2 (en) | Semiconductor integrated circuit device and method of manufacturing the same | |
KR100792377B1 (ko) | 핀 트랜지스터 제조 방법 | |
KR970018259A (ko) | 반도체 소자의 트랜지스터 제조방법 | |
KR100521439B1 (ko) | p채널형 모스 트랜지스터의 제조 방법 | |
JP4178240B2 (ja) | 半導体装置の製造方法 | |
JP2000357792A (ja) | 半導体装置の製造方法 | |
SG132669A1 (en) | Non-volatile memory manufacturing method using sti trench implantation | |
KR20050066901A (ko) | 낮은 접합 커패시턴스를 갖는 모스 트랜지스터 및 그 제조방법 | |
KR100260366B1 (ko) | 반도체 소자의 제조 방법 | |
JP2003158199A5 (de) | ||
KR930011281A (ko) | 반도체장치 및 그 제조방법 | |
JPS6318662A (ja) | 集積回路装置 | |
KR20030002660A (ko) | 반도체 소자의 제조방법 | |
JPH0231427A (ja) | 半導体装置の製造方法 |