JP2001517411A - ディジタル−アナログ変換器及びその動作方法 - Google Patents
ディジタル−アナログ変換器及びその動作方法Info
- Publication number
- JP2001517411A JP2001517411A JP52797599A JP52797599A JP2001517411A JP 2001517411 A JP2001517411 A JP 2001517411A JP 52797599 A JP52797599 A JP 52797599A JP 52797599 A JP52797599 A JP 52797599A JP 2001517411 A JP2001517411 A JP 2001517411A
- Authority
- JP
- Japan
- Prior art keywords
- digital
- analog
- converter
- capacitor
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 13
- 239000003990 capacitor Substances 0.000 claims abstract description 106
- 238000006243 chemical reaction Methods 0.000 claims abstract description 33
- 230000008878 coupling Effects 0.000 claims abstract description 9
- 238000010168 coupling process Methods 0.000 claims abstract description 9
- 238000005859 coupling reaction Methods 0.000 claims abstract description 9
- 239000004973 liquid crystal related substance Substances 0.000 claims description 14
- 230000000295 complement effect Effects 0.000 claims description 5
- 230000000694 effects Effects 0.000 abstract description 5
- 239000004020 conductor Substances 0.000 description 8
- 238000002360 preparation method Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000005215 recombination Methods 0.000 description 2
- 230000006798 recombination Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007850 degeneration Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2011—Display of intermediate tones by amplitude modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/76—Simultaneous conversion using switching tree
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
- H03M1/0697—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy in time, e.g. using additional comparison cycles
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
- G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/70—Automatic control for modifying converter range
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/80—Simultaneous conversion using weighted impedances
- H03M1/802—Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices
- H03M1/804—Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices with charge redistribution
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Analogue/Digital Conversion (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
Description
Claims (1)
- 【特許請求の範囲】 1.ディジタル−アナログ変換により得られるアナログ出力電圧を蓄積する少な くとも1個のコンデンサを具えているディジタル−アナログ変換器であって、 該変換器がさらに、前記少なくとも1個のコンデンサを変換器の出力端子に結 合させる出力スイッチ回路も具え、該出力スイッチ回路を各ディジタル−アナ ログ変換に対して複数回作動させる手段を設けて、該手段によりアナログ出力 電圧が、各ディジタル−アナログ変換に対して複数回変換器の出力端子へ切り 換えられるようにしたディジタル−アナログ変換器。 2.コンデンサのネットワークを具え、該コンデンサネットワーク内にディジタ ル入力信号を表わす電荷が蓄積され、変換器のアナログ出力電圧が前記コンデ ンサに蓄積された電荷の分配により得られて、前記コンデンサネットワーク間 に出力電圧を発生するようにしたディジタル−アナログ変換器。 3.前記ディジタル入力信号が複数の並列入力ビットから成り、且つ前記コンデ ンサネットワークが2値加重コンデンサネットワークを具え、前記入力ビット が、或る関連する結合スイッチを介して前記コンデンサネットワークの関連す るコンデンサの一方の端子に供給され、前記コンデンサネットワークのそれぞ れのコンデンサの他方の端子を共通ラインに一緒に接続し、入力ビットのレベ ルが、関連するコンデンサ間の電圧を決定し、該電圧により前記関連するコン デンサに電荷が蓄積されるようにした請求の範囲2に記載のディジタル−アナ ログ変換器。 4.前記結合スイッチが相補的な命令信号を用いて作動する一対のスイッチを具 え、一方のスイッチが前記出力端子を第1電圧ラインに結合させ、且つ他方の スイッチが前記出力端子を第2電圧ラインに結合させるようにした請求の範囲 3に記載のディジタル−アナログ変換器。 5.前記入力ビットのうちの少なくとも1つが前記第1及び第2電圧ラインにお ける電圧を決定する電圧スケーリング回路に供給され、前記入力ビットのうち の残りのビットが前記コンデンサネットワークに供給されるようにした請求の 範囲4に記載のディジタル−アナログ変換器。 6.前記ディジタル入力が複数の直列入力ビットから成り、且つ前記コンデンサ ネットワークが2つの等しい値のコンデンサを具え、第1スイッチング手段が 前記2つのコンデンサの一方を、入ってくる入力ビツトのレベルに応じて充電 又は放電させることができ、且つ第2スイッチング手段が前記2つのコンデン サに蓄積された電荷を分配させることができるようにした請求の範囲2に記載 のディジタル−アナログ変換器。 7.行駆動回路と列アドレス指定回路とによってアドレスされる液晶画素のアレ イを具え、前記列アドレス指定回路が請求の範囲1〜6のいずれかに記載した ようなディジタル−アナログ変換器を複数個具えるようにした液晶ディスプレ イ。 8.ディジタル−アナログ変換により得られるアナログ出力電圧を蓄積する少な くとも1個のコンデンサを具え、さらに、前記少なくとも1個のコンデンサを 変換器の出力端子に結合させる出力スイッチ回路も具えているディジタル−ア ナログ変換器を作動させる方法であって:該方法が: (i)ディジタル入力信号に応じて前記少なくとも1個のコンデンサ間にアナ ログ電圧を発生させ、且つ該アナログ電圧を前記出力スイッチ回路を用いるこ とにより変換器の出力端子に切り換えるステップと; (ii)前記出力スイッチ回路を用いて前記変換器の出力端子を前記少なくとも 1個のコンデンサから隔離させるステップと; (iii)各ディジタル−アナログ信号変換に対して前記(i)及び(ii)のス テップを少なくとも一度繰り返すステップと; を含むようにするディジタル−アナログ変換器の動作方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9724739.9 | 1997-11-25 | ||
GBGB9724739.9A GB9724739D0 (en) | 1997-11-25 | 1997-11-25 | Digital to analogue converter and method of operating the same |
PCT/IB1998/001391 WO1999027653A1 (en) | 1997-11-25 | 1998-09-08 | Digital to analogue converter and method of operating the same |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2001517411A true JP2001517411A (ja) | 2001-10-02 |
JP3949733B2 JP3949733B2 (ja) | 2007-07-25 |
Family
ID=10822511
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP52797599A Expired - Fee Related JP3949733B2 (ja) | 1997-11-25 | 1998-09-08 | ディジタル−アナログ変換器及びその動作方法 |
Country Status (7)
Country | Link |
---|---|
US (1) | US6169508B1 (ja) |
EP (1) | EP0954907B1 (ja) |
JP (1) | JP3949733B2 (ja) |
KR (1) | KR100545120B1 (ja) |
DE (1) | DE69816420T2 (ja) |
GB (1) | GB9724739D0 (ja) |
WO (1) | WO1999027653A1 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006091569A (ja) * | 2004-09-24 | 2006-04-06 | Matsushita Electric Ind Co Ltd | 階調電圧生成装置,液晶駆動装置,液晶表示装置 |
JP2011130434A (ja) * | 2009-12-18 | 2011-06-30 | Advantest Corp | 信号発生装置および試験装置 |
JP2011130440A (ja) * | 2009-12-18 | 2011-06-30 | Advantest Corp | Da変換装置および試験装置 |
JP2011166745A (ja) * | 2010-02-10 | 2011-08-25 | Advantest Corp | 出力装置および試験装置 |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9917677D0 (en) | 1999-07-29 | 1999-09-29 | Koninkl Philips Electronics Nv | Active matrix array devices |
US6486812B1 (en) * | 1999-08-16 | 2002-11-26 | Semiconductor Energy Laboratory Co., Ltd. | D/A conversion circuit having n switches, n capacitors and a coupling capacitor |
US7170485B2 (en) * | 2000-01-28 | 2007-01-30 | Intel Corporation | Optical display device having a memory to enhance refresh operations |
GB0014074D0 (en) | 2000-06-10 | 2000-08-02 | Koninkl Philips Electronics Nv | Active matrix array devices |
TW527782B (en) * | 2002-05-22 | 2003-04-11 | Ind Tech Res Inst | Improved capacitor selection method |
US6924760B1 (en) * | 2004-02-27 | 2005-08-02 | Standard Microsystems Corporation | Highly accurate switched capacitor DAC |
GB0407010D0 (en) * | 2004-03-27 | 2004-04-28 | Koninkl Philips Electronics Nv | Digital to analogue converters |
CN101107780A (zh) * | 2005-01-26 | 2008-01-16 | 皇家飞利浦电子股份有限公司 | 数字-模拟转换器*** |
US7075472B1 (en) * | 2005-07-13 | 2006-07-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Averaging analog-to-digital converter with shared capacitor network |
JP4155316B2 (ja) * | 2006-06-30 | 2008-09-24 | ソニー株式会社 | D/a変換回路、液晶駆動回路及び液晶表示装置 |
US7286071B1 (en) * | 2006-08-14 | 2007-10-23 | Ipo Displays Corp | System for displaying images |
JP4550144B2 (ja) * | 2006-12-04 | 2010-09-22 | パナソニック株式会社 | A/dコンバータ |
TWI341092B (en) * | 2007-09-13 | 2011-04-21 | Chimei Innolux Corp | System for displaying image |
JP5776927B2 (ja) * | 2011-03-28 | 2015-09-09 | ソニー株式会社 | 情報処理装置及び方法、並びにプログラム |
JP6421536B2 (ja) * | 2014-10-15 | 2018-11-14 | セイコーエプソン株式会社 | ドライバー及び電子機器 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4451820A (en) * | 1981-08-27 | 1984-05-29 | Gte Automatic Electric Incorporated | Charge redistribution integratable D/A convertor |
US4468654A (en) * | 1981-10-02 | 1984-08-28 | Gte Network Systems Incorporated | Charge redistribution a-law PCM decoder |
US4584568A (en) * | 1984-06-25 | 1986-04-22 | Xerox Corporation | Two-step switched-capacitor digital to analog converter |
US4667179A (en) * | 1985-03-07 | 1987-05-19 | Xerox Corporation | Two reference voltage weighted capacitor digital to analog converter |
US5332997A (en) | 1992-11-04 | 1994-07-26 | Rca Thomson Licensing Corporation | Switched capacitor D/A converter |
US5781139A (en) * | 1996-03-19 | 1998-07-14 | Thomson Multimedia S.A. | Switched capacitor digital-to analog converter |
-
1997
- 1997-11-25 GB GBGB9724739.9A patent/GB9724739D0/en not_active Ceased
-
1998
- 1998-09-08 KR KR1019997006683A patent/KR100545120B1/ko not_active IP Right Cessation
- 1998-09-08 EP EP98939807A patent/EP0954907B1/en not_active Expired - Lifetime
- 1998-09-08 JP JP52797599A patent/JP3949733B2/ja not_active Expired - Fee Related
- 1998-09-08 DE DE69816420T patent/DE69816420T2/de not_active Expired - Lifetime
- 1998-09-08 WO PCT/IB1998/001391 patent/WO1999027653A1/en active IP Right Grant
- 1998-09-28 US US09/161,850 patent/US6169508B1/en not_active Expired - Lifetime
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006091569A (ja) * | 2004-09-24 | 2006-04-06 | Matsushita Electric Ind Co Ltd | 階調電圧生成装置,液晶駆動装置,液晶表示装置 |
JP4676183B2 (ja) * | 2004-09-24 | 2011-04-27 | パナソニック株式会社 | 階調電圧生成装置,液晶駆動装置,液晶表示装置 |
JP2011130434A (ja) * | 2009-12-18 | 2011-06-30 | Advantest Corp | 信号発生装置および試験装置 |
JP2011130440A (ja) * | 2009-12-18 | 2011-06-30 | Advantest Corp | Da変換装置および試験装置 |
JP2011166745A (ja) * | 2010-02-10 | 2011-08-25 | Advantest Corp | 出力装置および試験装置 |
Also Published As
Publication number | Publication date |
---|---|
US6169508B1 (en) | 2001-01-02 |
KR100545120B1 (ko) | 2006-01-24 |
WO1999027653A1 (en) | 1999-06-03 |
EP0954907A1 (en) | 1999-11-10 |
JP3949733B2 (ja) | 2007-07-25 |
DE69816420T2 (de) | 2004-05-19 |
EP0954907B1 (en) | 2003-07-16 |
KR20000070447A (ko) | 2000-11-25 |
GB9724739D0 (en) | 1998-01-21 |
DE69816420D1 (de) | 2003-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3949733B2 (ja) | ディジタル−アナログ変換器及びその動作方法 | |
JP3452956B2 (ja) | ディジタル/アナログ変換器 | |
US6154121A (en) | Non-linear digital-to-analog converter and display incorporating the same | |
EP0821490B1 (en) | Potential generating device | |
US6268841B1 (en) | Data line driver for a matrix display and a matrix display | |
US20020054005A1 (en) | Matrix display devices | |
JPH06175616A (ja) | 液晶駆動回路 | |
JPH06214214A (ja) | 能動マトリックス表示装置 | |
US6535192B1 (en) | Data driving circuit for liquid crystal display | |
JPH05211301A (ja) | 電子式マトリックスアレイ装置 | |
JP2006127751A (ja) | 同じ極性を有するmisトランジスタを用いるシフトレジスタの改良 | |
EP0790707B1 (en) | Image signal control circuit for multi-gradation liquid crystal display with digital to analogue converter and control method therefor | |
WO2006092755A2 (en) | Disital-to-analogue driving circuit for active matrix array device | |
KR100328537B1 (ko) | 전압 레벨 컨버터 | |
JPH04211521A (ja) | ディジタル−アナログ変換器 | |
KR20060086851A (ko) | 표시장치 | |
JP2899681B2 (ja) | デマルチプレクサ及びそれに使用される3状態ゲート | |
JPH06224768A (ja) | 電荷加算形デジタル・アナログ変換器 | |
JP2003529103A (ja) | 反射形lcd用のサンプルホールド列バッファ | |
US6429844B1 (en) | Data driving circuit for liquid crystal panel | |
JPH1164825A (ja) | 表示装置 | |
JP3762030B2 (ja) | ディジタル/アナログ変換器 | |
US20060202928A1 (en) | Active matrix display devices | |
KR20010005545A (ko) | 순차비교형 레지스터 아날로그-디지털 변환기의 저전압동작을 위한 드라이버 회로 및 그를 위한 방법 | |
JP2600372B2 (ja) | 液晶駆動回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050908 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060905 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061205 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070410 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070419 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100427 Year of fee payment: 3 |
|
R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100427 Year of fee payment: 3 |
|
R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100427 Year of fee payment: 3 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100427 Year of fee payment: 3 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100427 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110427 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110427 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120427 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120427 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130427 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130427 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140427 Year of fee payment: 7 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |