JP2000133801A - 高耐圧半導体素子 - Google Patents
高耐圧半導体素子Info
- Publication number
- JP2000133801A JP2000133801A JP10305368A JP30536898A JP2000133801A JP 2000133801 A JP2000133801 A JP 2000133801A JP 10305368 A JP10305368 A JP 10305368A JP 30536898 A JP30536898 A JP 30536898A JP 2000133801 A JP2000133801 A JP 2000133801A
- Authority
- JP
- Japan
- Prior art keywords
- type
- low
- layer
- layers
- potential side
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 22
- 230000015556 catabolic process Effects 0.000 title claims abstract description 8
- 239000012535 impurity Substances 0.000 claims description 24
- 239000000758 substrate Substances 0.000 claims description 13
- 238000010586 diagram Methods 0.000 description 7
- 238000009792 diffusion process Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
こと。 【解決手段】 高電位側の低抵抗層11と低電位側の低
抵抗層13の間にn型の層とp型の層が交互に規則的に
繰り返されて存在する部分を有する高耐圧半導体素子で
あって、このn型p型層は高電位側の低抵抗層と低電位
側の低抵抗層を結ぶ方向に延在して存在し、高耐圧引加
時にこの交互のn,p層が空乏化して高電圧を支え、高
濃度のn型16と高濃度のp型の層15が繰り返し接す
る部分を有し、少なくとも高濃度のn型層同士、または
高濃度のp型層同士の間はそれより低濃度の半導体層1
0または絶縁層14が介在していることを特徴とする高
耐圧半導体素子。
Description
係わり、特に高耐圧のMOSFETにおいてオン抵抗を
小さくした素子に関する。
うに薄いp型とn型の層を交互に並べたダイオード構造
が知られている。図2はかかる従来例の不純物分布を示
す特性図である。この薄い層の不純物量(ドーズ量)は
層の厚みにほとんど依存しないので、厚み方向に積分し
た値をn、p層とも2×1012/cm2 とするのがよ
い。
形成した場合、この薄い層の不純物量が当該半導体素子
の抵抗を決めるので、半導体素子の低抵抗化を図るため
には、この不純物量の値をできるだけ大きくするのがよ
い。
耐圧を得る構造において、n、p層の不純物量が大きな
半導体素子を提供することを目的とする。
抵抗層と低電位側の低抵抗層の間にn型の層とp型の層
が交互に規則的に繰り返されて存在する部分を有する高
耐圧半導体素子であって、このn型p型層は高電位側の
低抵抗層と低電位側の低抵抗層を結ぶ方向に延在して存
在し、高耐圧引加時にこの交互のn,p層が空乏化して
高電圧を支え、高濃度のn型と高濃度のp型の層が繰り
返し接する部分を有し、少なくとも高濃度のn型層同
士、または高濃度のp型層同士の間にはそれより低濃度
の半導体層または絶縁層が介在していることを特徴とす
る高耐圧半導体素子を提供する。
低抵抗層と低電位側の低抵抗層が基板の同一表面に存在
する横型半導体素子において、前記繰り返し存在するp
型、n型層のうち、高濃度のn型、p型層が接する部分
は、基板表面に形成されかつ規則的に繰り返された溝の
表面より反対導電型の不純物を2重に拡散して形成する
ことが望ましい。
け近接させておいた場合、不純物量を2×1012/cm
2 より大きくできることを見出した。すなわち、図3に
示すようにn,p層の接する部分の不純物濃度を高く
し、内部は低不純物濃度で高抵抗とすると、各層の不純
物量は約2倍の4×1012/cm2 まで大きくすること
が可能となる。
n,p層のドーズ量(不純物量)と厚みの積に比例す
る。n,p層にかかる電圧を所定範囲に維持しつつ、こ
れらの層のドーズ量を高めて素子の低抵抗化を達成する
ためには、上記n,p層の厚みを薄くして互いに近接さ
せて配置することが効果的であることに本発明者は注目
したのである。
に示すような不純物分布を持つn,p層を交互に持つ基
板にMOSFETを形成した場合、従来構造に比べてオ
ン抵抗を約1/2に低減することが可能となる。
態を図4に示す。図3の不純物分布を持つ図4の構造の
トレンチMOSFETを作成することで図2の不純物分
布を持つ場合と比較してオン抵抗は約1/2になる。
す。p,n層の厚みa,bはそれぞれ10μm以下、高
濃度層の厚みc,dは2μm以下、好ましくは1μm以
下に設定する。
に示す。この素子は横型MOSFETであり、ソース側
のpウエル拡散層とドレインn層との間にソース・ドレ
イン方向にトレンチ溝を掘り、この溝からn型とp型の
2重拡散を行い、この溝は溝の表面を酸化することによ
り酸化膜で埋め込んで作成される。
の断面図を図6に示す。図6のB−B´の断面での不純
物分布を図7に示す。図3のa,bに対応する部分を図
7にもa,b,c,dで示した。
た、トレンチを酸化膜でなくp−層で埋め込めば図7は
図2と同じになることが理解されよう。n(16)、p
(15)はそれぞれ2×1012/cm2 のドーズ量を持
つのでa,bの部分のn型、p型のドーズ量の和は4×
1012/cm2 となり、横型MOSFETのオン抵抗を
低減できる。
レンチの幅0.4μm、トレンチトレンチ間隔0.5μ
mとすれば500V耐圧の横型MOSFETが実現でき
る。
に示す。図5の構造で基板をp−基板としてこの基板上
にnエピ層を設けたものに変えたものである。この構造
でn型拡散層を深くしたものは図9に示す不純物分布と
なる。
め込んでもよく、この場合、不純物分布は図10のよう
になる。
OI基板としても良い。また、トレンチをn型またはp
型の高抵抗シリコン層で埋め込んでも良い。これ以外に
も当該技術者が容易に考え得る変形はすべて適用可能で
ある。
半導体素子を提供することが可能となる。
性図。
す斜視図。
性図。
性図。
布を示す特性図。
Claims (2)
- 【請求項1】 高電位側の低抵抗層と低電位側の低抵抗
層の間にn型の層とp型の層が交互に規則的に繰り返さ
れて存在する部分を有する高耐圧半導体素子であって、
このn型p型層は高電位側の低抵抗層と低電位側の低抵
抗層を結ぶ方向に延在して存在し、高耐圧引加時にこの
交互のn,p層が空乏化して高電圧を支え、高濃度のn
型と高濃度のp型の層が繰り返し接する部分を有し、少
なくとも高濃度のn型層同士、または高濃度のp型層同
士の間にはそれより低濃度の半導体層または絶縁層が介
在していることを特徴とする高耐圧半導体素子。 - 【請求項2】 高電位側の低抵抗層と低電位側の低抵抗
層が基板の同一表面に存在する横型半導体素子におい
て、前記繰り返し存在するp型、n型層のうち、高濃度
のn型、p型層が接する部分は、基板表面に形成されか
つ規則的に繰り返された溝の表面より反対導電型の不純
物を2重に拡散して形成したことを特徴とする請求項1
記載の高耐圧半導体素子。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP30536898A JP3943732B2 (ja) | 1998-10-27 | 1998-10-27 | 高耐圧半導体素子 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP30536898A JP3943732B2 (ja) | 1998-10-27 | 1998-10-27 | 高耐圧半導体素子 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2000133801A true JP2000133801A (ja) | 2000-05-12 |
JP2000133801A5 JP2000133801A5 (ja) | 2005-07-28 |
JP3943732B2 JP3943732B2 (ja) | 2007-07-11 |
Family
ID=17944278
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP30536898A Expired - Fee Related JP3943732B2 (ja) | 1998-10-27 | 1998-10-27 | 高耐圧半導体素子 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3943732B2 (ja) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001003202A1 (en) * | 1999-07-02 | 2001-01-11 | Kabushiki Kaisha Toyota Chuo Kenkyusho | Vertical semiconductor device and method for producing the same |
JP2006245082A (ja) * | 2005-03-01 | 2006-09-14 | Toshiba Corp | 半導体装置 |
JP2006324432A (ja) * | 2005-05-18 | 2006-11-30 | Fuji Electric Holdings Co Ltd | 半導体装置およびその製造方法 |
JP2007266505A (ja) * | 2006-03-29 | 2007-10-11 | Toshiba Corp | 電力用半導体素子 |
JP2008283151A (ja) * | 2007-05-14 | 2008-11-20 | Denso Corp | 半導体装置およびその製造方法 |
KR101023079B1 (ko) | 2008-11-04 | 2011-03-25 | 주식회사 동부하이텍 | 반도체 소자 및 그의 제조 방법 |
US8106447B2 (en) | 2008-08-08 | 2012-01-31 | Sony Corporation | Semiconductor device and method of manufacturing the same |
WO2019186224A1 (ja) * | 2018-03-26 | 2019-10-03 | 日産自動車株式会社 | 半導体装置及びその製造方法 |
CN117766588A (zh) * | 2024-02-22 | 2024-03-26 | 南京邮电大学 | 具有延伸漏结构的超结双soi-ldmos器件及制造方法 |
-
1998
- 1998-10-27 JP JP30536898A patent/JP3943732B2/ja not_active Expired - Fee Related
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6700175B1 (en) | 1999-07-02 | 2004-03-02 | Kabushiki Kaisha Toyota Chuo Kenkyusho | Vertical semiconductor device having alternating conductivity semiconductor regions |
WO2001003202A1 (en) * | 1999-07-02 | 2001-01-11 | Kabushiki Kaisha Toyota Chuo Kenkyusho | Vertical semiconductor device and method for producing the same |
US8431992B2 (en) | 2005-03-01 | 2013-04-30 | Kabushiki Kaisha Toshiba | Semiconductor device including first and second semiconductor regions with increasing impurity concentrations from a substrate surface |
JP2006245082A (ja) * | 2005-03-01 | 2006-09-14 | Toshiba Corp | 半導体装置 |
JP2006324432A (ja) * | 2005-05-18 | 2006-11-30 | Fuji Electric Holdings Co Ltd | 半導体装置およびその製造方法 |
US8907420B2 (en) | 2006-03-29 | 2014-12-09 | Kabushiki Kaisha Toshiba | Power semiconductor device |
JP2007266505A (ja) * | 2006-03-29 | 2007-10-11 | Toshiba Corp | 電力用半導体素子 |
JP4539680B2 (ja) * | 2007-05-14 | 2010-09-08 | 株式会社デンソー | 半導体装置およびその製造方法 |
US7915671B2 (en) | 2007-05-14 | 2011-03-29 | Denso Corporation | Semiconductor device having super junction structure |
US8349693B2 (en) | 2007-05-14 | 2013-01-08 | Denso Corporation | Method of manufacturing a semiconductor device having a super junction |
JP2008283151A (ja) * | 2007-05-14 | 2008-11-20 | Denso Corp | 半導体装置およびその製造方法 |
US8106447B2 (en) | 2008-08-08 | 2012-01-31 | Sony Corporation | Semiconductor device and method of manufacturing the same |
KR101023079B1 (ko) | 2008-11-04 | 2011-03-25 | 주식회사 동부하이텍 | 반도체 소자 및 그의 제조 방법 |
WO2019186224A1 (ja) * | 2018-03-26 | 2019-10-03 | 日産自動車株式会社 | 半導体装置及びその製造方法 |
CN117766588A (zh) * | 2024-02-22 | 2024-03-26 | 南京邮电大学 | 具有延伸漏结构的超结双soi-ldmos器件及制造方法 |
CN117766588B (zh) * | 2024-02-22 | 2024-04-30 | 南京邮电大学 | 具有延伸漏结构的超结双soi-ldmos器件及制造方法 |
Also Published As
Publication number | Publication date |
---|---|
JP3943732B2 (ja) | 2007-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6700141B2 (en) | Semiconductor device | |
US6445038B1 (en) | Silicon on insulator high-voltage switch | |
US6512268B1 (en) | Super-junction semiconductor device | |
KR100675219B1 (ko) | 반도체 장치 및 그 제조 방법 | |
JP3708057B2 (ja) | 高耐圧半導体装置 | |
JP3721172B2 (ja) | 半導体装置 | |
JP4874516B2 (ja) | トレンチショットキー整流器が組み込まれたトレンチ二重拡散金属酸化膜半導体トランジスタ | |
US6825565B2 (en) | Semiconductor device | |
JP4087248B2 (ja) | トレンチゲート電界効果トランジスタ及びその製法 | |
US6534823B2 (en) | Semiconductor device | |
US8129785B2 (en) | Semiconductor device | |
JP2007123570A (ja) | 半導体装置 | |
US6198129B1 (en) | Vertical type insulated gate transistor | |
US9082810B2 (en) | Semiconductor device | |
JP2005136099A (ja) | 半導体装置 | |
US7008865B2 (en) | Method of manufacturing a semiconductor device having a high breakdown voltage and low on-resistance | |
US8076722B2 (en) | PN junction and MOS capacitor hybrid resurf transistor | |
JP2000133801A (ja) | 高耐圧半導体素子 | |
JP7090073B2 (ja) | 半導体装置 | |
US7535075B2 (en) | Semiconductor device | |
JP5148852B2 (ja) | 半導体装置 | |
WO2006082617A1 (ja) | 半導体装置 | |
JP3297087B2 (ja) | 高耐圧半導体装置 | |
KR100275093B1 (ko) | 반도체 장치 | |
WO2003092078A1 (en) | Semiconductor element and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20041001 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20041005 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041222 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20041222 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20041222 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060911 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060919 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061120 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070109 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070312 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070403 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070406 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100413 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110413 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130413 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140413 Year of fee payment: 7 |
|
LAPS | Cancellation because of no payment of annual fees |