GB762693A - Data processing device - Google Patents

Data processing device

Info

Publication number
GB762693A
GB762693A GB7959/54A GB795954A GB762693A GB 762693 A GB762693 A GB 762693A GB 7959/54 A GB7959/54 A GB 7959/54A GB 795954 A GB795954 A GB 795954A GB 762693 A GB762693 A GB 762693A
Authority
GB
United Kingdom
Prior art keywords
adder
digit
sign
input
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB7959/54A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Societe dElectronique et dAutomatisme SA
Original Assignee
Societe dElectronique et dAutomatisme SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Societe dElectronique et dAutomatisme SA filed Critical Societe dElectronique et dAutomatisme SA
Publication of GB762693A publication Critical patent/GB762693A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50Adding; Subtracting
    • G06F7/504Adding; Subtracting in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804Details
    • G06F2207/3808Details concerning the type of numbers or the way they are handled
    • G06F2207/3832Less usual number representations
    • G06F2207/3836One's complement

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)

Abstract

762,693. Digital electric calculating-apparatus. SOC. D'ELECTRONIQUE ET D'AUTOMATISME. March 18, 1954 [March 19, 1953], No. 7959/54. Class 106 (1). In a device for forming the twos complement (ones complement plus unity) of a signed series mode binary number, the sign digit coming first in time and the most significant digit last, the number passes through a device 1, Fig. 1, which leaves the sign digit unaltered but inverts the following digits if the sign digit is negative or leaves them unchanged if it is positive, and enters an input 7 of a two input adder 6, having an internal carry loop formed by a unit-delay 10 and a gate 11, where it has unity added to it if its sign is negative or zero if its sign is positive, the " one " which is added if the number is negative actually being the sign digit which is gated by the device 1 via a unit delay 5 to the second input 8 of the adder 6. The number leaves the adder via a terminal 13, passes through a minor cycle delay 14 and re-enters the adder to allow round carry into only the first digit position of the number, carry from the first to second position (i.e. from the sign digit position to the least significant denomination of the binary number) being prevented by a gate 11 which is closed every second digit period by a control pulse. The device has the property that the number - 0 is converted into + 0 by it. An accumulator, Fig. 2, differs sub. stantially from Fig. 1 only in that the adder 6 is replaced by a three input adder. The main storage circulation path for the accumulator is via a delay 14 and one input 23 of the adder. As shown the accumulator of Fig. 2 contains a device 24 in its output lead which could be a further twos complementor. Suitable diode gating circuits and pulse-shaping circuits are described.
GB7959/54A 1953-03-19 1954-03-18 Data processing device Expired GB762693A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR1077057T 1953-03-19

Publications (1)

Publication Number Publication Date
GB762693A true GB762693A (en) 1956-12-05

Family

ID=9607952

Family Applications (1)

Application Number Title Priority Date Filing Date
GB7959/54A Expired GB762693A (en) 1953-03-19 1954-03-18 Data processing device

Country Status (2)

Country Link
FR (1) FR1077057A (en)
GB (1) GB762693A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2982472A (en) * 1955-05-02 1961-05-02 Harry D Huskey Binary digital computer with magnetic drum storage

Also Published As

Publication number Publication date
FR1077057A (en) 1954-11-04

Similar Documents

Publication Publication Date Title
GB821946A (en) Improvements in circuits employing bi-stable ferromagnetic elements
GB889269A (en) Electronic computer
GB788927A (en) Improvements in or relating to multiplying arrangements for electronic digital computing machines
GB762693A (en) Data processing device
GB765704A (en) Improvements in or relating to electric multiplying devices and to electric adder circuits
GB745907A (en) Improvements in or relating to electronic apparatus for translating a number from a first to a second radix of notation
GB1020438A (en) Data-processing system
GB1145676A (en) High speed adder circuit
US3100837A (en) Adder-subtracter
GB981922A (en) Data processing apparatus
GB977430A (en) Apparatus to generate an electrical binary representation of a number from a succession of electrical binary representations of decimal digits of the number
GB738605A (en) Improvements in or relating to electronic adding circuits
GB1159978A (en) Improved Binary Adder Circuit Using Denial Logic
GB876988A (en) Improvements in or relating to digital computers
GB874870A (en) Electronic apparatus for comparing and sorting data
GB706457A (en) Improvements in electric adding and subtracting devices
GB976620A (en) Improvements in or relating to multiplying arrangements for digital computing and like purposes
GB869466A (en) Improvements relating to output converters for digital computers
GB833781A (en) Improvements in binary digital parallel adders
GB1010334A (en) Tunnel diode logic circuits
GB783229A (en) Improvements in or relating to computing apparatus
GB848646A (en) Digital multiplier
GB897425A (en) Improvements in or relating to adding/subtracting circuits for digital electronic computers
SU363212A1 (en) INVERTER
SU115943A1 (en) Electronic binary counter of electrical pulses, for example, for digital computers or digital automatic control systems