GB981922A - Data processing apparatus - Google Patents

Data processing apparatus

Info

Publication number
GB981922A
GB981922A GB36293/62A GB3629362A GB981922A GB 981922 A GB981922 A GB 981922A GB 36293/62 A GB36293/62 A GB 36293/62A GB 3629362 A GB3629362 A GB 3629362A GB 981922 A GB981922 A GB 981922A
Authority
GB
United Kingdom
Prior art keywords
gate
carry
circuit
circuits
inputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB36293/62A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
RCA Corp
Original Assignee
RCA Corp
Radio Corporation of America
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by RCA Corp, Radio Corporation of America filed Critical RCA Corp
Publication of GB981922A publication Critical patent/GB981922A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3876—Alternation of true and inverted stages

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Radar Systems Or Details Thereof (AREA)

Abstract

981,922. Electrical digital calculators. RADIO CORPORATION OF AMERICA. Sept. 24, 1962 [Oct. 17, 1961], No. 36293/62. Heading G4A. Carry circuits in a parallel adder comprise three gates and produce carry and inverse carry signals at alternate circuits. Each gate e.g. 20 produces a high level output when all the inputs are at low level and vice-versa. At circuit C1 the operand digits are inputs to gate 24 and their inverses to gate 20. An in-carry and the output of gate 20 is applied to gate 22. The output of gate 22 or gate 24 gives the inverse carry. C2 is of similar construction but gate 30 receives the operand digits and gate 34 their inverses. As before the outputs of gates 32, 34 give a carry signal but in this case a true carry. The outputs of circuits 32, 34 are separate inputs to gate 42 of circuit C3. A "rippling" carry signal need pass through only one gate of each circuit.
GB36293/62A 1961-10-17 1962-09-24 Data processing apparatus Expired GB981922A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US145594A US3249746A (en) 1961-10-17 1961-10-17 Data processing apparatus

Publications (1)

Publication Number Publication Date
GB981922A true GB981922A (en) 1965-01-27

Family

ID=22513783

Family Applications (1)

Application Number Title Priority Date Filing Date
GB36293/62A Expired GB981922A (en) 1961-10-17 1962-09-24 Data processing apparatus

Country Status (6)

Country Link
US (1) US3249746A (en)
BE (1) BE623642A (en)
DE (1) DE1241159B (en)
GB (1) GB981922A (en)
NL (1) NL284402A (en)
SE (1) SE307685B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3465133A (en) * 1966-06-07 1969-09-02 North American Rockwell Carry or borrow system for arithmetic computations

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1088354A (en) * 1965-06-01 1967-10-25 Int Computers & Tabulators Ltd Improvements in or relating to electronic adders
US3375358A (en) * 1965-08-30 1968-03-26 Fabri Tek Inc Binary arithmetic network
US3506817A (en) * 1967-02-24 1970-04-14 Rca Corp Binary arithmetic circuits employing threshold gates in which both the sum and carry are obtained in one gate delay interval
DE2647262A1 (en) * 1975-11-04 1977-05-05 Motorola Inc MULTIPLICATION
US4052604A (en) * 1976-01-19 1977-10-04 Hewlett-Packard Company Binary adder
US4768161A (en) * 1986-11-14 1988-08-30 International Business Machines Corporation Digital binary array multipliers using inverting full adders
US4766565A (en) * 1986-11-14 1988-08-23 International Business Machines Corporation Arithmetic logic circuit having a carry generator

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB840545A (en) * 1955-06-02 1960-07-06 Kokusai Denshin Denwa Co Ltd Electric borrowing circuit suitable for use in a binary subtractive circuit
US2879001A (en) * 1956-09-10 1959-03-24 Weinberger Arnold High-speed binary adder having simultaneous carry generation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3465133A (en) * 1966-06-07 1969-09-02 North American Rockwell Carry or borrow system for arithmetic computations

Also Published As

Publication number Publication date
SE307685B (en) 1969-01-13
DE1241159B (en) 1967-05-24
US3249746A (en) 1966-05-03
NL284402A (en)
BE623642A (en)

Similar Documents

Publication Publication Date Title
GB1433834A (en) Binary divider
GB821946A (en) Improvements in circuits employing bi-stable ferromagnetic elements
GB1364281A (en) Binary full addersubstractors
GB981922A (en) Data processing apparatus
GB1226592A (en)
GB1052400A (en)
GB1010179A (en) Data processing system
GB1312401A (en) Shift register systems
GB1162044A (en) Differential Amplifier
GB1311215A (en) Single shot gate
GB1171266A (en) Arithmetic and Logic Circuits, e.g. for use in Computing
GB1159978A (en) Improved Binary Adder Circuit Using Denial Logic
GB1280392A (en) High-speed parallel binary adder
GB1424080A (en) Full adder and subtractor circuit
GB914014A (en) Parallel digital adder system
GB1518006A (en) Frequency-selective signal receiver
GB959390A (en) Data latching circuits
GB979646A (en) Improvements in or relating to the comparison of magnitudes of numbers
GB1259237A (en)
JPS5432956A (en) Input circuit
GB947143A (en) Two-stage arithmetic unit
GB1195237A (en) Improvements in or relating to Binary Adders
GB1337842A (en) Variable function transistor logic circuit
GB1208996A (en) Improvements in or relating to interference suppressing circuit arrangements
GB952118A (en) Improvements relating to logical circuits