GB1373027A - Data processing systems - Google Patents

Data processing systems

Info

Publication number
GB1373027A
GB1373027A GB5830272A GB5830272A GB1373027A GB 1373027 A GB1373027 A GB 1373027A GB 5830272 A GB5830272 A GB 5830272A GB 5830272 A GB5830272 A GB 5830272A GB 1373027 A GB1373027 A GB 1373027A
Authority
GB
United Kingdom
Prior art keywords
overhead
programs
time
interrupt
interrupts
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB5830272A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of GB1373027A publication Critical patent/GB1373027A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466Performance evaluation by tracing or monitoring
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466Performance evaluation by tracing or monitoring
    • G06F11/3485Performance evaluation by tracing or monitoring for I/O devices

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)

Abstract

1373027 Data processing systems INTERNATIONAL BUSINESS MACHINES CORP 18 Dec 1972 [18 Jan 1972] 58302/72 Heading G4A In a data processing system in which the time required for execution of "overhead" programs (i.e. programs such as tracing, measuring, recording, simulating programs not normally run on the system) is hidden from the "operating system" (i.e. the normal system programs and control functions), start I/O (SIO) instructions are trapped before machine execution, the time at which the requested I/O operation is started is recorded, I/O interrupt responses to each SIO instruction are intercepted, and each I/O interrupt is rescheduled by delaying it by an amount corresponding to the time used by overhead programs subsequent to the corresponding start I/O operation before presenting it to the operating system whereby the system performance evaluation being performed by the overhead programs is not degraded by the presence of the overhead programs themselves. To this end the interrupts are also further delayed in accordance with any time used by the overhead programs after rescheduling of the interrupts. The system hardware clock is reset to the value it had at the start of a burst of overhead program activity when return is made to the operating system, and the rescheduled interrupts are placed on a chain of future events with the time of the first future event to occur being set into the hardware clock to obtain a clock-generated interrupt at the appropriate delayed time. The overhead time hiding functions are incorporated in an interceptor program which maintains two software "clocks" embodied in memory words. One of these clocks is used to measure real time elapsed (i.e. overhead and non-overhead) while the other is used to measure simulated time elapsed (i.e. non-overhead only). Both clocks are used to determine the rescheduling delays for the I/O interrupts. Busy conditions are simulated for real as well as simulated devices to allow for the fact that although a real device is no longer truly busy after issuing its I/O interrupt signifying an end of I/O operation, the operating system may not "see" the interrupt immediately owing to the rescheduling of the interrupt.
GB5830272A 1972-01-18 1972-12-18 Data processing systems Expired GB1373027A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US21873172A 1972-01-18 1972-01-18
US21874372A 1972-01-18 1972-01-18

Publications (1)

Publication Number Publication Date
GB1373027A true GB1373027A (en) 1974-11-06

Family

ID=26913192

Family Applications (2)

Application Number Title Priority Date Filing Date
GB5830272A Expired GB1373027A (en) 1972-01-18 1972-12-18 Data processing systems
GB5830372A Expired GB1372013A (en) 1972-01-18 1972-12-18 Data processing systems

Family Applications After (1)

Application Number Title Priority Date Filing Date
GB5830372A Expired GB1372013A (en) 1972-01-18 1972-12-18 Data processing systems

Country Status (1)

Country Link
GB (2) GB1373027A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4590550A (en) * 1983-06-29 1986-05-20 International Business Machines Corporation Internally distributed monitoring system

Also Published As

Publication number Publication date
GB1372013A (en) 1974-10-30

Similar Documents

Publication Publication Date Title
GB1440510A (en) Realtime control arrangement for simulation device
KR930000592B1 (en) Task searching apparatus
KR900006549B1 (en) Data processing system
JPS5983254A (en) Watchdog timer
ES8402092A1 (en) Method and apparatus for measurements of channel operation.
EP0058795A3 (en) Wait circuitry for interfacing between field maintenance processor and device specific adaptor circuit
US4628445A (en) Apparatus and method for synchronization of peripheral devices via bus cycle alteration in a microprocessor implemented data processing system
EP0062978A3 (en) Apparatus for assisting fault-finding in data processing systems
GB1373027A (en) Data processing systems
GB1468988A (en) Simulation system
ES382143A1 (en) Simulation timing control system
GB1220138A (en) Control and supervisory apparatus for program interrupt requests arising in computer systems
UST921009I4 (en) Repositioning rotating peripheral- devices
JPS5582358A (en) Error collection system of central processing unit
SU792254A1 (en) Apparatus for interruption of programme
JP2684663B2 (en) Micro program control circuit
JP2595718B2 (en) In-circuit emulator
SU1241246A1 (en) Interface for linking processors with common memory
Fogel et al. EINSTEIN: an internal driver in a time-sharing environment
SU746426A1 (en) Multichannel system for programme-control of machine tools
JPS58140853A (en) Malfunction detecting and releasing system of processor
JPS5769352A (en) Collection system of fault information
JPS62119663A (en) Information processing unit
JPH01309138A (en) In-circuit emulator
JPS6124741B2 (en)

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee