GB1314140A - Storage control unit - Google Patents
Storage control unitInfo
- Publication number
- GB1314140A GB1314140A GB4477671A GB1314140DA GB1314140A GB 1314140 A GB1314140 A GB 1314140A GB 4477671 A GB4477671 A GB 4477671A GB 1314140D A GB1314140D A GB 1314140DA GB 1314140 A GB1314140 A GB 1314140A
- Authority
- GB
- United Kingdom
- Prior art keywords
- page
- memory
- store
- main memory
- usage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/12—Replacement control
- G06F12/121—Replacement control using replacement algorithms
- G06F12/122—Replacement control using replacement algorithms of the least frequently used [LFU] type, e.g. with individual count value
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Memory System (AREA)
Abstract
1314140 Digital data storage INTERNATIONAL BUSINESS MACHINES CORP 25 Sept 1971 44776/71 Heading G4C A storage system includes a control unit comprising an associative store which contains a look-up function table which is used to determine the degree of usage of a page of data stored in the system. The degree of usage depends both on the frequency and time of use of the page. The storage system includes a virtual memory comprising a small capacity fast access main memory, which is normally full, and a large capacity slow access back-up memory. Data words are transferred between the main memory and a processor. The processor supplies a logical (or virtual) address specifying a page of data to which the data word to be transferred belongs and the location of the word in the page. The logical address is fed over line 18 to a control unit, Fig. 2 which determines the physical address of the page and controls transfer of the required page from the back-up memory to the main memory, if necessary, and transfer of a page, normally that with the least degree of usage, from the main memory to the back-up memory, if necessary. The control unit comprises two associative stores 22, 24 and a control store 26, e.g. a read only store or a loadable associative store. Field 27 of store 22 holds the logical addresses of groups of pages which are not in the main memory and the logical addresses of pages which are in the main memory. If the processor supplies the logical address of a page currently in the main memory the address acts as a search argument to determine the corresponding physical address in field 28, and the degree of usage (or usage count) in field 30. In a second cycle an exclusive- or look-up table XOR in store 24 is used to form the partial sum of the usage count with a reference count VMRC in field 33. The reference count is the number of times the processor has accessed the virtual memory. The partial sum is stored in register 38. In a third cycle a carry is added to the partial sum, if necessary, by reference to an add-carry table ADC in store 24. The ADC table provides a 1-bit right shift to generate an up-dated usage count which is half of the sum of the usage count and the reference count. The reference count is now incremented, and on the next cycle store 22 stores the updated usage count in field 30. Because only one of the stores 22, 24 is used in each cycle operations on different usage counts can be interleaved, there being two I/O registers for both stores. If the processor supplies the logical address of a page not currently in the main memory a marker bit from field 29 of store 22 indicates this fact. In consequence control store 26 orders the processor to access the back-up memory map held in main storage to determine the physical address of the required page in the back-up memory. An algorithm is now used to determine the page which has the lowest usage count in field 30 and which is also not involved in an input-output operation since such an operation may involve a long wait for signals from a slow peripheral unit. Because more than one page in the main memory may have the same lowest usage count it is then necessary to determine which of these pages has the lowest physical address. If a further marker bit in field 29 indicates that the selected lowest usage count page has had a word written in to it this page must be transferred to the back-up memory. If no word has been written in the page can merely be over-written by the page called for by the processor and read in to the main memory from the back-up memory. When a page is transferred to the main memory its logical address is placed in field 27 and a usage count is placed in field 30, the count selected being high enough to prevent the page shortly being transferred back to the back-up memory (or over-written).
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB4477671 | 1971-09-25 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1314140A true GB1314140A (en) | 1973-04-18 |
Family
ID=10434692
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB4477671A Expired GB1314140A (en) | 1971-09-25 | 1971-09-25 | Storage control unit |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPS5228536B2 (en) |
FR (1) | FR2154264A5 (en) |
GB (1) | GB1314140A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0612015A1 (en) * | 1993-02-16 | 1994-08-24 | International Business Machines Corporation | Improved disk array system having special parity groups for data blocks with high update activity |
WO1996037846A1 (en) * | 1995-05-22 | 1996-11-28 | Syncronys Softcorp | Virtual memory management system with adaptive knowledge base |
US6188830B1 (en) | 1997-07-14 | 2001-02-13 | Sony Corporation | Audiovisual effects processing method and apparatus for instantaneous storage-based playback of audio data in synchronization with video data |
GB2526873A (en) * | 2014-06-06 | 2015-12-09 | Roke Manor Research | System and method for mitigating remanence in volatile memory |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5318924A (en) * | 1976-08-05 | 1978-02-21 | Fujitsu Ltd | Recording system for memory access frequency |
JPS5921057B2 (en) * | 1977-08-17 | 1984-05-17 | 富士通株式会社 | Intersystem shared file recovery control method |
JPS54114630U (en) * | 1978-01-30 | 1979-08-11 | ||
JPS56151836U (en) * | 1980-04-14 | 1981-11-13 | ||
JPS5750379A (en) * | 1980-09-08 | 1982-03-24 | Hitachi Ltd | Buffer storage control system |
-
1971
- 1971-09-25 GB GB4477671A patent/GB1314140A/en not_active Expired
-
1972
- 1972-08-25 JP JP47084665A patent/JPS5228536B2/ja not_active Expired
- 1972-09-20 FR FR7234253A patent/FR2154264A5/fr not_active Expired
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0612015A1 (en) * | 1993-02-16 | 1994-08-24 | International Business Machines Corporation | Improved disk array system having special parity groups for data blocks with high update activity |
US5490248A (en) * | 1993-02-16 | 1996-02-06 | International Business Machines Corporation | Disk array system having special parity groups for data blocks with high update activity |
WO1996037846A1 (en) * | 1995-05-22 | 1996-11-28 | Syncronys Softcorp | Virtual memory management system with adaptive knowledge base |
US6188830B1 (en) | 1997-07-14 | 2001-02-13 | Sony Corporation | Audiovisual effects processing method and apparatus for instantaneous storage-based playback of audio data in synchronization with video data |
GB2526873A (en) * | 2014-06-06 | 2015-12-09 | Roke Manor Research | System and method for mitigating remanence in volatile memory |
Also Published As
Publication number | Publication date |
---|---|
DE2246405A1 (en) | 1973-04-12 |
DE2246405B2 (en) | 1976-06-10 |
JPS4841642A (en) | 1973-06-18 |
FR2154264A5 (en) | 1973-05-04 |
JPS5228536B2 (en) | 1977-07-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3786432A (en) | Push-pop memory stack having reach down mode and improved means for processing double-word items | |
US3693165A (en) | Parallel addressing of a storage hierarchy in a data processing system using virtual addressing | |
US5530829A (en) | Track and record mode caching scheme for a storage system employing a scatter index table with pointer and a track directory | |
GB1532798A (en) | Computer memory systems | |
ES361451A1 (en) | Microprogrammed data processing system utilizing improved storage addressing means | |
GB1233117A (en) | ||
US4323968A (en) | Multilevel storage system having unitary control of data transfers | |
GB1397007A (en) | Data storage systems | |
GB1062244A (en) | Data processing system | |
GB1488980A (en) | Memory and buffer arrangement for digital computers | |
GB1438039A (en) | Data processing systems | |
GB951160A (en) | Computer memory system | |
GB1360930A (en) | Memory and addressing system therefor | |
GB1468929A (en) | Data processing systems | |
GB1026897A (en) | Digital data storage systems | |
GB1381434A (en) | Digital electric data processing systems | |
US3771142A (en) | Digital data storage system | |
GB1505580A (en) | Data processing apparatus | |
GB1314140A (en) | Storage control unit | |
US3387283A (en) | Addressing system | |
US4349875A (en) | Buffer storage control apparatus | |
GB1117905A (en) | Data storage systems | |
ES432832A1 (en) | Arrangement for double-writing into a memory during data field relocation | |
US3527930A (en) | High speed division system | |
US3351913A (en) | Memory system including means for selectively altering or not altering restored data |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |