DE2246405B2 - CIRCUIT ARRANGEMENT FOR ADDRESSING A MEMORY SYSTEM WITH LOGICAL ADDRESSES - Google Patents
CIRCUIT ARRANGEMENT FOR ADDRESSING A MEMORY SYSTEM WITH LOGICAL ADDRESSESInfo
- Publication number
- DE2246405B2 DE2246405B2 DE19722246405 DE2246405A DE2246405B2 DE 2246405 B2 DE2246405 B2 DE 2246405B2 DE 19722246405 DE19722246405 DE 19722246405 DE 2246405 A DE2246405 A DE 2246405A DE 2246405 B2 DE2246405 B2 DE 2246405B2
- Authority
- DE
- Germany
- Prior art keywords
- addressing
- memory system
- circuit arrangement
- logical addresses
- addresses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/12—Replacement control
- G06F12/121—Replacement control using replacement algorithms
- G06F12/122—Replacement control using replacement algorithms of the least frequently used [LFU] type, e.g. with individual count value
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Memory System (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB4477671 | 1971-09-25 | ||
GB4477671 | 1971-09-25 |
Publications (3)
Publication Number | Publication Date |
---|---|
DE2246405A1 DE2246405A1 (en) | 1973-04-12 |
DE2246405B2 true DE2246405B2 (en) | 1976-06-10 |
DE2246405C3 DE2246405C3 (en) | 1977-02-24 |
Family
ID=
Also Published As
Publication number | Publication date |
---|---|
FR2154264A5 (en) | 1973-05-04 |
GB1314140A (en) | 1973-04-18 |
DE2246405A1 (en) | 1973-04-12 |
JPS4841642A (en) | 1973-06-18 |
JPS5228536B2 (en) | 1977-07-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SE426110B (en) | MEMORY CONTROL SYSTEM IN A COMPUTER | |
IT964222B (en) | ASSOCIATIVE MEMORY | |
CA987408A (en) | Address development technique utilizing a content addressable memory | |
NL186783C (en) | MEMORY ADDRESSING DEVICE. | |
CH538736A (en) | Hierarchical data storage facility | |
CH506135A (en) | Calculating machine with segment addressing | |
BR7208701D0 (en) | SERIGRAPHIC PRINTING MACHINE | |
AR202272A1 (en) | INFORMATION STORAGE DEVICE | |
YU150673A (en) | Memory organ with spare memory elements | |
IT975955B (en) | PRINTING MACHINE | |
CH518180A (en) | Types printing unit | |
IL39025A (en) | Device for generating indirect register addresses by address modification | |
CH542568A (en) | Circuit arrangement for charging a storage capacitor | |
CH550437A (en) | DATA PROCESSING SYSTEM WITH VIRTUAL ADDRESSING. | |
DE2246405B2 (en) | CIRCUIT ARRANGEMENT FOR ADDRESSING A MEMORY SYSTEM WITH LOGICAL ADDRESSES | |
CA925624A (en) | Adaptable associative memory system | |
SE383292B (en) | WRITING MACHINE | |
IT948780B (en) | IMPROVEMENT IN MEMORY DEVICES WITH ELECTRONIC BEAM ADDRESSING | |
IT968827B (en) | TELEGRAPHIC WRITING MACHINE | |
IT971253B (en) | PERFECTED SHIFT REGISTER MEMORY | |
IT956549B (en) | PARTICULARLY ADDRESSING MACHINE FOR NEWSPAPERS | |
CH441440A (en) | Device for addressing a matrix memory | |
BE780862A (en) | CLEAR CHASSIS | |
CH523548A (en) | Arrangement for storing and linking data | |
BR7200224D0 (en) | PERFECTING MACHINES |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C3 | Grant after two publication steps (3rd publication) | ||
E77 | Valid patent as to the heymanns-index 1977 | ||
8339 | Ceased/non-payment of the annual fee |