FR2833801B1 - Procede de realisation d'une carte a microcircuit - Google Patents

Procede de realisation d'une carte a microcircuit

Info

Publication number
FR2833801B1
FR2833801B1 FR0116483A FR0116483A FR2833801B1 FR 2833801 B1 FR2833801 B1 FR 2833801B1 FR 0116483 A FR0116483 A FR 0116483A FR 0116483 A FR0116483 A FR 0116483A FR 2833801 B1 FR2833801 B1 FR 2833801B1
Authority
FR
France
Prior art keywords
cavity
microcircuit
supporting film
resin
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
FR0116483A
Other languages
English (en)
Other versions
FR2833801A1 (fr
Inventor
Francois Launay
Jerome Bouvard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Idemia France SAS
Original Assignee
Oberthur Card Systems SA France
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to FR0116483A priority Critical patent/FR2833801B1/fr
Application filed by Oberthur Card Systems SA France filed Critical Oberthur Card Systems SA France
Priority to US10/499,359 priority patent/US7584537B2/en
Priority to CA2470229A priority patent/CA2470229C/fr
Priority to CNB028254457A priority patent/CN100351863C/zh
Priority to PCT/FR2002/004426 priority patent/WO2003052822A2/fr
Priority to EP02804942A priority patent/EP1464083A2/fr
Priority to MXPA04006036A priority patent/MXPA04006036A/es
Priority to JP2003553620A priority patent/JP4327600B2/ja
Priority to AU2002365005A priority patent/AU2002365005A1/en
Publication of FR2833801A1 publication Critical patent/FR2833801A1/fr
Application granted granted Critical
Publication of FR2833801B1 publication Critical patent/FR2833801B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745—Mounting details of integrated circuit chips
    • G06K19/07747—Mounting details of integrated circuit chips at least one of the integrated circuit chips being mounted as a module
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory
    • G06K19/07309—Means for preventing undesired reading or writing from or onto record carriers
    • G06K19/07372—Means for preventing undesired reading or writing from or onto record carriers by detecting tampering with the circuit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745—Mounting details of integrated circuit chips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49855—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/183—Components mounted in and supported by recessed areas of the printed circuit board
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H05K3/305—Affixing by adhesive
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • General Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Credit Cards Or The Like (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
FR0116483A 2001-12-19 2001-12-19 Procede de realisation d'une carte a microcircuit Expired - Lifetime FR2833801B1 (fr)

Priority Applications (9)

Application Number Priority Date Filing Date Title
FR0116483A FR2833801B1 (fr) 2001-12-19 2001-12-19 Procede de realisation d'une carte a microcircuit
CA2470229A CA2470229C (fr) 2001-12-19 2002-12-18 Procede de realisation d'une carte a microcircuit indemontable
CNB028254457A CN100351863C (zh) 2001-12-19 2002-12-18 用于制造微电路板的方法
PCT/FR2002/004426 WO2003052822A2 (fr) 2001-12-19 2002-12-18 Procede de realisation d'une carte a microcircuit indemontable
US10/499,359 US7584537B2 (en) 2001-12-19 2002-12-18 Method for making a microcircuit card
EP02804942A EP1464083A2 (fr) 2001-12-19 2002-12-18 Procede de realisation d une carte a microcircuit
MXPA04006036A MXPA04006036A (es) 2001-12-19 2002-12-18 Metodo para hacer una tarjeta de microcircuito no desprendible.
JP2003553620A JP4327600B2 (ja) 2001-12-19 2002-12-18 マイクロ回路カードを作成する方法
AU2002365005A AU2002365005A1 (en) 2001-12-19 2002-12-18 Method for making a non-detachable microcircuit card

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0116483A FR2833801B1 (fr) 2001-12-19 2001-12-19 Procede de realisation d'une carte a microcircuit

Publications (2)

Publication Number Publication Date
FR2833801A1 FR2833801A1 (fr) 2003-06-20
FR2833801B1 true FR2833801B1 (fr) 2005-07-01

Family

ID=8870702

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0116483A Expired - Lifetime FR2833801B1 (fr) 2001-12-19 2001-12-19 Procede de realisation d'une carte a microcircuit

Country Status (9)

Country Link
US (1) US7584537B2 (fr)
EP (1) EP1464083A2 (fr)
JP (1) JP4327600B2 (fr)
CN (1) CN100351863C (fr)
AU (1) AU2002365005A1 (fr)
CA (1) CA2470229C (fr)
FR (1) FR2833801B1 (fr)
MX (1) MXPA04006036A (fr)
WO (1) WO2003052822A2 (fr)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1676471B1 (fr) * 2003-10-15 2011-06-01 Chimei InnoLux Corporation Dispositif electronique et son procede de fabrication
FR2861201B1 (fr) 2003-10-17 2006-01-27 Oberthur Card Syst Sa Procede de fabrication d'une carte a double interface, et carte a microcircuit ainsi obtenue.
FR2862410B1 (fr) * 2003-11-18 2006-03-10 Oberthur Card Syst Sa Carte a microcircuit a fond marque d'un motif et procede pour sa realisation
JP4867150B2 (ja) * 2004-09-30 2012-02-01 凸版印刷株式会社 クリーニング用ｉｃタグの製造方法
JP2007079632A (ja) * 2005-09-09 2007-03-29 Lintec Corp 非接触ｉｃカード及びその非接触ｉｃカード用の平板状カード基板
US20080179404A1 (en) * 2006-09-26 2008-07-31 Advanced Microelectronic And Automation Technology Ltd. Methods and apparatuses to produce inlays with transponders
JP2008084040A (ja) * 2006-09-28 2008-04-10 Dainippon Printing Co Ltd Ｉｃカードのｉｃモジュール装着方法
US8987632B2 (en) * 2009-10-09 2015-03-24 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Modification of surface energy via direct laser ablative surface patterning
DE102010011517A1 (de) * 2010-03-15 2011-09-15 Smartrac Ip B.V. Laminataufbau für eine Chipkarte und Verfahren zu dessen Herstellung
KR101427283B1 (ko) 2013-06-10 2014-08-07 옴니시스템 주식회사 플라스틱 카드의 제조방법 및 그 방법에 의해 제조된 금속 메탈층을 포함한 플라스틱 카드
DE102017213080A1 (de) * 2017-07-28 2019-01-31 Robert Bosch Gmbh Verfahren zum Integrieren einer elektrischen Schaltung in eine Vorrichtung und Vorrichtung

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0696357B2 (ja) * 1986-12-11 1994-11-30 三菱電機株式会社 Ｉｃカードの製造方法
EP0370114B1 (fr) * 1988-04-20 1995-08-02 Matsushita Electric Industrial Co., Ltd. Carte a circuits integres et son procede de production
DE4122049A1 (de) * 1991-07-03 1993-01-07 Gao Ges Automation Org Verfahren zum einbau eines traegerelements
DE69512137T2 (de) * 1994-06-15 2000-05-25 De La Rue Cartes Et Systemes, Paris Herstellungsverfahren und Montage für IC-Karte.
EP0786357A4 (fr) * 1994-09-22 2000-04-05 Rohm Co Ltd Carte de ci du type sans contact et procede de fabrication de cette carte
FR2736740A1 (fr) * 1995-07-11 1997-01-17 Trt Telecom Radio Electr Procede de production et d'assemblage de carte a circuit integre et carte ainsi obtenue
JPH0948190A (ja) 1995-08-04 1997-02-18 Dainippon Printing Co Ltd Ｉｃモジュールのカードに対する接着方法及びｉｃカード
US5817207A (en) * 1995-10-17 1998-10-06 Leighton; Keith R. Radio frequency identification card and hot lamination process for the manufacture of radio frequency identification cards
US6241153B1 (en) * 1998-03-17 2001-06-05 Cardxx, Inc. Method for making tamper-preventing, contact-type, smart cards
JP2000090226A (ja) 1998-09-08 2000-03-31 Dainippon Printing Co Ltd Ｉｃモジュールの製造方法およびｉｃカードの製造方法
FR2793330B1 (fr) * 1999-05-06 2001-08-10 Oberthur Card Systems Sas Procede de montage d'un microcircuit dans une cavite d'une carte formant support et carte ainsi obtenue
FR2793331B1 (fr) * 1999-05-06 2001-08-10 Oberthur Card Systems Sas Procede de fabrication d'une carte a microcircuit
JP4095741B2 (ja) * 1999-06-29 2008-06-04 シチズンミヨタ株式会社 Ｉｃタグ構造

Also Published As

Publication number Publication date
CN1606805A (zh) 2005-04-13
WO2003052822A2 (fr) 2003-06-26
AU2002365005A1 (en) 2003-06-30
JP4327600B2 (ja) 2009-09-09
US7584537B2 (en) 2009-09-08
EP1464083A2 (fr) 2004-10-06
JP2005513637A (ja) 2005-05-12
MXPA04006036A (es) 2005-03-31
WO2003052822A3 (fr) 2004-01-22
CN100351863C (zh) 2007-11-28
CA2470229C (fr) 2012-02-14
US20050223550A1 (en) 2005-10-13
AU2002365005A8 (en) 2003-06-30
CA2470229A1 (fr) 2003-06-26
FR2833801A1 (fr) 2003-06-20

Similar Documents

Publication Publication Date Title
FR2833801B1 (fr) Procede de realisation d'une carte a microcircuit
ATE440480T1 (de) Verbundfolie mit schaltungsfírmiger metallfolie oder dergleichen und verfahren zur herstellung
FR2820872B1 (fr) Procede, module, dispositif et serveur de reconnaissance vocale
MY124843A (en) Process of selective transfer of at least one element from an initial support to a final support
DE69031349D1 (de) Induktiv gekoppelte oberflächenwellenanordnung und verfahren zu deren herstellung
AU2003226238A8 (en) Process modules for transport polymerization of low dieletric constant thin films
DE502006003786D1 (de) Vorrichtung und verfahren zur oberflächenbehandlung von substraten
TW200501849A (en) Method of forming thin film pattern, method of manufacturing device, electrooptical apparatus and electronic apparatus
DE50303137D1 (de) Identifikationskarte und verfahren zu deren herstellung
ATE392005T1 (de) Filter zur elektromagnetischen abschirmung und dessen herstellungsverfahren
DE50015826D1 (de) Display zur Integration in kartenförmige Trägermedien
TW200729327A (en) Method and apparatus for cleaning substrate
ATE313425T1 (de) Mehrschichtiges etikett sowie verfahren und vorrichtung zu dessen herstellung
ATE356676T1 (de) Nanostrukturbeschichtungen
AU1652700A (en) Method for embedding an ic component into a foamed layer of a chip card
IL152374A0 (en) A method of fabricating coded particles
HU0004978D0 (fr)
MY117567A (en) Circuit-like metallic foil sheet for resonance frequency characteristic tag and the like and process for fabricating
FR2841411B1 (fr) Procede de generation de cles electroniques pour procede de crytographie a cle publique et objet portatif securise mettant en oeuvre le procede
NO20032345D0 (no) Fremgangsmåte for fremstilling av påtrykket emballasjelaminat og anordningfor utförelse av fremgangsmåten
ATE498872T1 (de) Verfahren zur herstellung eines transponders und transponder
ATE325715T1 (de) Verfahren zur herstellung eines elektronischen bauelements und elektronisches bauelement davon hergestellt
ATE352776T1 (de) Vorrichtung und verfahren zur bearbeitung von substratgebundenen proben
DE60026621D1 (de) Verfahren zur verdichtung wässeriger hydrzin lösungen und verwendung einer vorrichtung dafür
Jackson The perfect cure

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 15

PLFP Fee payment

Year of fee payment: 16

PLFP Fee payment

Year of fee payment: 17

PLFP Fee payment

Year of fee payment: 19

PLFP Fee payment

Year of fee payment: 20

CA Change of address

Effective date: 20201228

CD Change of name or company name

Owner name: IDEMIA FRANCE, FR

Effective date: 20201228