|
US4686621A
(en)
*
|
1983-06-30 |
1987-08-11 |
Honeywell Information Systems Inc. |
Test apparatus for testing a multilevel cache system with graceful degradation capability
|
|
US4667288A
(en)
*
|
1983-06-30 |
1987-05-19 |
Honeywell Information Systems Inc. |
Enable/disable control checking apparatus
|
|
US4646237A
(en)
*
|
1983-12-05 |
1987-02-24 |
Ncr Corporation |
Data handling system for handling data transfers between a cache memory and a main memory
|
|
CA1233271A
(en)
*
|
1984-06-26 |
1988-02-23 |
David S. Mothersole |
Cache disable for a data processor
|
|
US4740889A
(en)
*
|
1984-06-26 |
1988-04-26 |
Motorola, Inc. |
Cache disable for a data processor
|
|
US4823259A
(en)
*
|
1984-06-29 |
1989-04-18 |
International Business Machines Corporation |
High speed buffer store arrangement for quick wide transfer of data
|
|
US4737909A
(en)
*
|
1985-04-01 |
1988-04-12 |
National Semiconductor Corp. |
Cache memory address apparatus
|
|
US4755930A
(en)
*
|
1985-06-27 |
1988-07-05 |
Encore Computer Corporation |
Hierarchical cache memory system and method
|
|
JPS62194563A
(ja)
*
|
1986-02-21 |
1987-08-27 |
Hitachi Ltd |
バツフア記憶装置
|
|
US5237671A
(en)
*
|
1986-05-02 |
1993-08-17 |
Silicon Graphics, Inc. |
Translation lookaside buffer shutdown scheme
|
|
US4802087A
(en)
*
|
1986-06-27 |
1989-01-31 |
Honeywell Bull Inc. |
Multiprocessor level change synchronization apparatus
|
|
JPS6324428A
(ja)
*
|
1986-07-17 |
1988-02-01 |
Mitsubishi Electric Corp |
キヤツシユメモリ
|
|
AU604101B2
(en)
*
|
1987-04-13 |
1990-12-06 |
Computervision Corporation |
High availability cache organization
|
|
US4833601A
(en)
*
|
1987-05-28 |
1989-05-23 |
Bull Hn Information Systems Inc. |
Cache resiliency in processing a variety of address faults
|
|
ATE109910T1
(de)
*
|
1988-01-20 |
1994-08-15 |
Advanced Micro Devices Inc |
Organisation eines integrierten cachespeichers zur flexiblen anwendung zur unterstützung von multiprozessor-operationen.
|
|
US5025366A
(en)
*
|
1988-01-20 |
1991-06-18 |
Advanced Micro Devices, Inc. |
Organization of an integrated cache unit for flexible usage in cache system design
|
|
US5136691A
(en)
*
|
1988-01-20 |
1992-08-04 |
Advanced Micro Devices, Inc. |
Methods and apparatus for caching interlock variables in an integrated cache memory
|
|
US4912630A
(en)
*
|
1988-07-29 |
1990-03-27 |
Ncr Corporation |
Cache address comparator with sram having burst addressing control
|
|
US5067078A
(en)
*
|
1989-04-17 |
1991-11-19 |
Motorola, Inc. |
Cache which provides status information
|
|
US5070502A
(en)
*
|
1989-06-23 |
1991-12-03 |
Digital Equipment Corporation |
Defect tolerant set associative cache
|
|
JPH0359741A
(ja)
*
|
1989-07-28 |
1991-03-14 |
Mitsubishi Electric Corp |
キャッシュメモリ
|
|
US5317718A
(en)
*
|
1990-03-27 |
1994-05-31 |
Digital Equipment Corporation |
Data processing system and method with prefetch buffers
|
|
US5155843A
(en)
*
|
1990-06-29 |
1992-10-13 |
Digital Equipment Corporation |
Error transition mode for multi-processor system
|
|
US5347648A
(en)
*
|
1990-06-29 |
1994-09-13 |
Digital Equipment Corporation |
Ensuring write ordering under writeback cache error conditions
|
|
US5454093A
(en)
*
|
1991-02-25 |
1995-09-26 |
International Business Machines Corporation |
Buffer bypass for quick data access
|
|
US5280591A
(en)
*
|
1991-07-22 |
1994-01-18 |
International Business Machines, Corporation |
Centralized backplane bus arbiter for multiprocessor systems
|
|
US5345576A
(en)
*
|
1991-12-31 |
1994-09-06 |
Intel Corporation |
Microprocessor simultaneously issues an access to an external cache over an external cache bus and to an internal cache, cancels the external cache access on an internal cache hit, and reissues the access over a main memory bus on an external cache miss
|
|
US5649154A
(en)
*
|
1992-02-27 |
1997-07-15 |
Hewlett-Packard Company |
Cache memory system having secondary cache integrated with primary cache for use with VLSI circuits
|
|
US5530823A
(en)
*
|
1992-05-12 |
1996-06-25 |
Unisys Corporation |
Hit enhancement circuit for page-table-look-aside-buffer
|
|
US5905997A
(en)
*
|
1994-04-29 |
1999-05-18 |
Amd Inc. |
Set-associative cache memory utilizing a single bank of physical memory
|
|
US5826052A
(en)
*
|
1994-04-29 |
1998-10-20 |
Advanced Micro Devices, Inc. |
Method and apparatus for concurrent access to multiple physical caches
|
|
US5768295A
(en)
*
|
1995-03-10 |
1998-06-16 |
Nec Corporation |
System for parity calculation based on arithemtic difference between data
|
|
JP2799983B2
(ja)
*
|
1996-02-16 |
1998-09-21 |
三信工業株式会社 |
船舶推進機のエンジン冷却装置
|
|
US5875201A
(en)
*
|
1996-12-30 |
1999-02-23 |
Unisys Corporation |
Second level cache having instruction cache parity error control
|
|
US5894487A
(en)
*
|
1997-07-15 |
1999-04-13 |
International Business Machines Corporation |
Error detection of directory arrays in dynamic circuits
|
|
US6092156A
(en)
*
|
1997-11-05 |
2000-07-18 |
Unisys Corporation |
System and method for avoiding deadlocks utilizing split lock operations to provide exclusive access to memory during non-atomic operations
|
|
US6014709A
(en)
*
|
1997-11-05 |
2000-01-11 |
Unisys Corporation |
Message flow protocol for avoiding deadlocks
|
|
US6052760A
(en)
*
|
1997-11-05 |
2000-04-18 |
Unisys Corporation |
Computer system including plural caches and utilizing access history or patterns to determine data ownership for efficient handling of software locks
|
|
US6049845A
(en)
*
|
1997-11-05 |
2000-04-11 |
Unisys Corporation |
System and method for providing speculative arbitration for transferring data
|
|
AT406461B
(de)
*
|
1997-12-15 |
2000-05-25 |
Fronius Schweissmasch |
Schweissbrenner
|
|
US6314501B1
(en)
|
1998-07-23 |
2001-11-06 |
Unisys Corporation |
Computer system and method for operating multiple operating systems in different partitions of the computer system and for allowing the different partitions to communicate with one another through shared memory
|
|
US6665761B1
(en)
|
1999-07-28 |
2003-12-16 |
Unisys Corporation |
Method and apparatus for routing interrupts in a clustered multiprocessor system
|
|
US6687818B1
(en)
|
1999-07-28 |
2004-02-03 |
Unisys Corporation |
Method and apparatus for initiating execution of an application processor in a clustered multiprocessor system
|
|
JP3812258B2
(ja)
*
|
2000-01-13 |
2006-08-23 |
株式会社日立製作所 |
キャッシュ記憶装置
|
|
US6728823B1
(en)
*
|
2000-02-18 |
2004-04-27 |
Hewlett-Packard Development Company, L.P. |
Cache connection with bypassing feature
|
|
US6918071B2
(en)
*
|
2001-04-20 |
2005-07-12 |
Sun Microsystems, Inc. |
Yield improvement through probe-based cache size reduction
|
|
US7184399B2
(en)
*
|
2001-12-28 |
2007-02-27 |
Intel Corporation |
Method for handling completion packets with a non-successful completion status
|
|
US7099318B2
(en)
*
|
2001-12-28 |
2006-08-29 |
Intel Corporation |
Communicating message request transaction types between agents in a computer system using multiple message groups
|
|
US7581026B2
(en)
*
|
2001-12-28 |
2009-08-25 |
Intel Corporation |
Communicating transaction types between agents in a computer system using packet headers including format and type fields
|
|
US7191375B2
(en)
*
|
2001-12-28 |
2007-03-13 |
Intel Corporation |
Method and apparatus for signaling an error condition to an agent not expecting a completion
|
|
US7472038B2
(en)
*
|
2007-04-16 |
2008-12-30 |
International Business Machines Corporation |
Method of predicting microprocessor lifetime reliability using architecture-level structure-aware techniques
|
|
GB2505179A
(en)
*
|
2012-08-20 |
2014-02-26 |
Ibm |
Managing a data cache for a computer system
|