ES8205073A1 - Perfeccionamientos en dispositivos de asignacion de fuentes de recursos - Google Patents

Perfeccionamientos en dispositivos de asignacion de fuentes de recursos

Info

Publication number
ES8205073A1
ES8205073A1 ES499714A ES499714A ES8205073A1 ES 8205073 A1 ES8205073 A1 ES 8205073A1 ES 499714 A ES499714 A ES 499714A ES 499714 A ES499714 A ES 499714A ES 8205073 A1 ES8205073 A1 ES 8205073A1
Authority
ES
Spain
Prior art keywords
access
requests
stored
store group
devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES499714A
Other languages
English (en)
Other versions
ES499714A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of ES499714A0 publication Critical patent/ES499714A0/es
Publication of ES8205073A1 publication Critical patent/ES8205073A1/es
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18Handling requests for interconnection or transfer for access to memory bus based on priority control
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

DISPOSITIVOS DE ASIGNACION DE BUS PARA CONTROLAR SISTEMATICAMENTE EL ACCESO DE DICHOS DISPOSITIVOS AL BUS DE DATOS. CARACTERIZADOS PORQUE DISPONEN DE UN ARBITRO QUE DETERMINA LAS PRIORIDADES; PORQUE DICHO ARBITRO CONCEDE ACCESO AL BUS DE DATOS A UNO DE LOS DISPOSITIVOS CONTENDIENTES DE ACUERDO CON UN CRITERIO PREDETERMINADO QUE SE BASA EN PRIORIDADES FIJAS ASIGNADAS A CADA DISPOSITIVO CONTENDIENTE; PORQUE SE RESUELVEN LAS RIVALIDADES ENFAVOR DEL DISPOSITIVO CUYA PRIORIDAD ES MAYOR QUE LA DE LOS OTROS DISPOSITIVOS CONTENDIENTES, Y PORQUE EL DISPOSITIVO A CUYO FAVOR SE RESUELVE LA RIVALIDAD Y EL CIRCUITO DE GRUPO DE ALMACENAMIENTO CORRESPONDIENTE RECIBEN UNA SEÑAL DE CONCESION DE NIVEL ALTO QUE LES PERMITE EL ACCESO AL BUS DE DATOS CON PRIORIDAD.
ES499714A 1980-02-25 1981-02-23 Perfeccionamientos en dispositivos de asignacion de fuentes de recursos Expired ES8205073A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/124,426 US4384323A (en) 1980-02-25 1980-02-25 Store group bus allocation system

Publications (2)

Publication Number Publication Date
ES499714A0 ES499714A0 (es) 1982-06-16
ES8205073A1 true ES8205073A1 (es) 1982-06-16

Family

ID=22414816

Family Applications (1)

Application Number Title Priority Date Filing Date
ES499714A Expired ES8205073A1 (es) 1980-02-25 1981-02-23 Perfeccionamientos en dispositivos de asignacion de fuentes de recursos

Country Status (5)

Country Link
US (1) US4384323A (es)
EP (1) EP0034903A1 (es)
ES (1) ES8205073A1 (es)
GB (1) GB2070824A (es)
WO (1) WO1981002478A1 (es)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0044765B1 (fr) * 1980-07-08 1985-06-05 Thomson-Csf Telephone Procédé d'arbitration de plusieurs sous-ensembles et dispositif d'arbritation pour sa mise en oeuvre
US4554628A (en) * 1981-08-17 1985-11-19 Burroughs Corporation System in which multiple devices have a circuit that bids with a fixed priority, stores all losing bids if its bid wins, and doesn't bid again until all stored bids win
US4535330A (en) * 1982-04-29 1985-08-13 Honeywell Information Systems Inc. Bus arbitration logic
US4454581A (en) * 1982-06-01 1984-06-12 Control Data Corporation Bus contention circuit
GB2131581B (en) * 1982-11-20 1986-11-19 Int Computers Ltd Dual processor arrangement
US4837785A (en) * 1983-06-14 1989-06-06 Aptec Computer Systems, Inc. Data transfer system and method of operation thereof
US4907149A (en) * 1983-07-22 1990-03-06 Texas Instruments Incorporated Dynamic redirection of interrupts
US4641266A (en) * 1983-11-28 1987-02-03 At&T Bell Laboratories Access-arbitration scheme
US4835672A (en) * 1984-04-02 1989-05-30 Unisys Corporation Access lock apparatus for use with a high performance storage unit of a digital data processing system
CA1248239A (en) * 1984-10-30 1989-01-03 Kenneth R. Jaskowiak Equal access bus arbiter
US4964034A (en) * 1984-10-30 1990-10-16 Raytheon Company Synchronized processing system with bus arbiter which samples and stores bus request signals and synchronizes bus grant signals according to clock signals
US4768145A (en) * 1984-11-28 1988-08-30 Hewlett-Packard Company Bus system
US4763317A (en) * 1985-12-13 1988-08-09 American Telephone And Telegraph Company, At&T Bell Laboratories Digital communication network architecture for providing universal information services
US4744023A (en) * 1985-12-16 1988-05-10 American Telephone And Telegraph Company, At&T Information Systems Processor access control arrangement in a multiprocessor system
EP0257061A1 (en) * 1986-02-10 1988-03-02 EASTMAN KODAK COMPANY (a New Jersey corporation) Multi-processor apparatus
US4803617A (en) * 1986-02-10 1989-02-07 Eastman Kodak Company Multi-processor using shared buses
USRE33650E (en) * 1986-07-30 1991-07-30 University Of Toronto Innovations Foundation Deterministic access protocol local area network
US4777487A (en) * 1986-07-30 1988-10-11 The University Of Toronto Innovations Foundation Deterministic access protocol local area network
US4914653A (en) * 1986-12-22 1990-04-03 American Telephone And Telegraph Company Inter-processor communication protocol
US4811216A (en) * 1986-12-22 1989-03-07 American Telephone And Telegraph Company Multiprocessor memory management method
US5093913A (en) * 1986-12-22 1992-03-03 At&T Laboratories Multiprocessor memory management system with the flexible features of a tightly-coupled system in a non-shared memory system
US5388228A (en) * 1987-09-30 1995-02-07 International Business Machines Corp. Computer system having dynamically programmable linear/fairness priority arbitration scheme
US5089953A (en) * 1987-12-28 1992-02-18 Sundstrand Corporation Control and arbitration unit
US5349690A (en) * 1988-05-11 1994-09-20 Digital Equipment Corporation Fair arbitration scheme for arbitrating between multiple nodes in a computer system seeking control of a common bus
US5255377A (en) * 1989-11-13 1993-10-19 Intel Corporation Interface for arbitrating access to the paging unit of a computer processor
EP0464237A1 (en) * 1990-07-03 1992-01-08 International Business Machines Corporation Bus arbitration scheme
ATE136380T1 (de) * 1991-01-31 1996-04-15 Siemens Nixdorf Inf Syst Verfahren und schaltungsanordnung zur steuerung der daten- übertragung zwischen einem von mehreren ein-/ausgabemodulen und einer anderen einheit einer datenverarbeitungsanlage
US5546587A (en) * 1991-05-30 1996-08-13 Tandem Computers Incorporated Decentralized bus arbitration system which continues to assert bus request signal to preclude other from asserting bus request signal until information transfer on the bus has been completed
EP0559408B1 (en) * 1992-03-04 1998-08-26 Motorola, Inc. A method and apparatus for performing bus arbitration using an arbiter in a data processing system
US6081860A (en) * 1997-11-20 2000-06-27 International Business Machines Corporation Address pipelining for data transfers
US6681285B1 (en) * 1999-07-22 2004-01-20 Index Systems, Inc. Memory controller and interface
KR100585116B1 (ko) * 2003-12-13 2006-06-01 삼성전자주식회사 멀티 뱅크 메모리의 억세스 효율을 개선한 아비터, 이를구비한 메모리 억세스 중재 시스템 및 그 방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3496551A (en) * 1967-07-13 1970-02-17 Ibm Task selection in a multi-processor computing system
US3445822A (en) * 1967-07-14 1969-05-20 Ibm Communication arrangement in data processing system
GB1365838A (en) * 1972-04-21 1974-09-04 Ibm Data handling system
US3866181A (en) * 1972-12-26 1975-02-11 Honeywell Inf Systems Interrupt sequencing control apparatus
US3832689A (en) * 1973-09-06 1974-08-27 Reliance Electric Co Data-transmission apparatus
US4016539A (en) * 1973-09-12 1977-04-05 Nippon Electric Company, Ltd. Asynchronous arbiter
US4123794A (en) * 1974-02-15 1978-10-31 Tokyo Shibaura Electric Co., Limited Multi-computer system
US3978451A (en) * 1975-04-21 1976-08-31 Rca Corporation Controlling communications between computer devices over common bus
JPS52130246A (en) * 1976-04-24 1977-11-01 Fujitsu Ltd Memory access control system
US4047161A (en) * 1976-04-30 1977-09-06 International Business Machines Corporation Task management apparatus
US4148011A (en) * 1977-06-06 1979-04-03 General Automation, Inc. Asynchronous priority circuit for controlling access to a bus
US4177513A (en) * 1977-07-08 1979-12-04 International Business Machines Corporation Task handling apparatus for a computer system
US4212080A (en) * 1978-06-05 1980-07-08 Milliken Walter C Data transmission control system

Also Published As

Publication number Publication date
EP0034903A1 (en) 1981-09-02
WO1981002478A1 (en) 1981-09-03
ES499714A0 (es) 1982-06-16
US4384323A (en) 1983-05-17
GB2070824A (en) 1981-09-09

Similar Documents

Publication Publication Date Title
ES8205073A1 (es) Perfeccionamientos en dispositivos de asignacion de fuentes de recursos
CA2050129A1 (en) Dynamic bus arbitration with grant sharing each cycle
ES8303745A1 (es) Un dispositivo de unidad de datos para conexion a un equipo de interconexion de sistema en una instalacion de tratamien-miento de datos.
TW336296B (en) Circuit for handling distributed arbitration in a computer system having multiple arbiters
DK605289D0 (da) Kommunikationsdatamat til et pakke-omskiftet kredsloeb
FR2474201B1 (fr) Procede et dispositif pour gerer les conflits poses par des acces multiples a un meme cache d'un systeme de traitement numerique de l'information comprenant au moins deux processus possedant chacun un cache
ES8404072A1 (es) Sistema controlado por programa.
GB1468642A (en) Data processing systems
AR011438A1 (es) Disposicion de computadora de multiprocesador que tiene bus; arreglo para arbitrar el acceso de cpu a un bus comun, y metodo para arbitrar control de unbus.
EP0261751A3 (en) Concurrent memory access system
ES8303741A1 (es) Perfeccionamientos en sistemas multiprocesadores de datos.
GB1508854A (en) Data handling system
JPS56147224A (en) Information processor
TW369632B (en) Computer system
CA2145553A1 (en) Multi-Processor System Including Priority Arbitrator for Arbitrating Request Issued from Processors
JPS57211628A (en) Controller for shared input and output loop bus of multicomputer system
JPS53105947A (en) Data transfer system by bank switching of memory
JPS5533214A (en) Information processing system
JPS56135266A (en) Data processing system
JPS5644925A (en) Control system of data processing system
JPS6448154A (en) Bus arbitrating circuit with timeout monitor
ES8501545A1 (es) Una unidad de control de requrimiento de acceso en un sistema de procesado de datos.
ES8502558A1 (es) Sistema de proceso de control de acceso en un sistema de ordenador.
JPS57150017A (en) Direct memory access system
JPS56143069A (en) Bus coupling system