EP3443586B1 - Alignement de multiples dés d'image dans un boîtier - Google Patents

Alignement de multiples dés d'image dans un boîtier Download PDF

Info

Publication number
EP3443586B1
EP3443586B1 EP16898163.7A EP16898163A EP3443586B1 EP 3443586 B1 EP3443586 B1 EP 3443586B1 EP 16898163 A EP16898163 A EP 16898163A EP 3443586 B1 EP3443586 B1 EP 3443586B1
Authority
EP
European Patent Office
Prior art keywords
fiducial markers
die
frame
surface region
assembly
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP16898163.7A
Other languages
German (de)
English (en)
Other versions
EP3443586A1 (fr
EP3443586A4 (fr
Inventor
Anton Petrus Maria Van Arendonk
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Teledyne Digital Imaging Inc
Original Assignee
Teledyne Digital Imaging Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Teledyne Digital Imaging Inc filed Critical Teledyne Digital Imaging Inc
Publication of EP3443586A1 publication Critical patent/EP3443586A1/fr
Publication of EP3443586A4 publication Critical patent/EP3443586A4/fr
Application granted granted Critical
Publication of EP3443586B1 publication Critical patent/EP3443586B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14618—Containers
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24—Coupling light guides
    • G02B6/42—Coupling light guides with opto-electronic elements
    • G02B6/4201—Packages, e.g. shape, construction, internal or external details
    • G02B6/4219—Mechanical fixtures for holding or positioning the elements relative to each other in the couplings; Alignment methods for the elements, e.g. measuring or observing methods especially used therefor
    • G02B6/422—Active alignment, i.e. moving the elements in response to the detected degree of coupling or position of the elements
    • G02B6/4221—Active alignment, i.e. moving the elements in response to the detected degree of coupling or position of the elements involving a visual detection of the position of the elements, e.g. by using a microscope or a camera
    • G02B6/4224—Active alignment, i.e. moving the elements in response to the detected degree of coupling or position of the elements involving a visual detection of the position of the elements, e.g. by using a microscope or a camera using visual alignment markings, e.g. index methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/52—Mounting semiconductor bodies in containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing

Definitions

  • Example embodiments relate to assembly of packaged image sensors.
  • a semiconductor image sensor can be referred to as a "die” or “chip”.
  • an assembly including: a ceramic package; at least one wall raised from the ceramic package, one of the walls for dividing a first surface region and a second surface region of the ceramic package; a frame supported by the ceramic package; a first set of fiducial markers and a second set of fiducial markers visible on the frame; a first die for placement onto the first surface region, the first die including an image sensor and respective fiducial markers for alignment with the first set of fiducial markers; a second die for placement onto the second surface region, the second die including an image sensor and respective fiducial markers for alignment with the second set of fiducial markers; and at least one optical filter each associated with one of the dice and supported by at least one of the walls.
  • the frame can be formed of silicon for accurately and economically creating the fiducial markers.
  • an assembly including: a ceramic package; a plurality of walls raised from the ceramic package, at least one of the walls for dividing surface regions of the ceramic package; a frame supported by the ceramic package; a plurality of sets of fiducial markers visible on the frame; a plurality of dice, each for placement onto a respective surface region, each including a respective image sensor, each including respective fiducial markers for alignment with one set of the fiducial markers; and a plurality of optical filters each associated with one of the dice and supported by at least one of the walls.
  • a method for assembling a package including: supporting a frame using a ceramic package, a first set of fiducial markers and a second set of fiducial markers visible on the frame, at least one wall raised from the ceramic package, one of the walls for dividing a first surface region and a second surface region of the ceramic package; aligning a first die onto the first surface region, the first die including an image sensor and respective fiducial markers for aligning with the first set of fiducial markers, and bonding the first die to the first surface region; aligning a second die onto the second surface region, the second die including an image sensor and respective fiducial markers for aligning with the second set of fiducial markers, and bonding the second die to the second surface region; and bonding at least one optical filter each associated with one of the dice to at least one of the walls.
  • an assembly including: a ceramic package; at least one wall raised from the ceramic package, one of the walls for dividing a first surface region and a second surface region of the ceramic package; a frame supported by the ceramic package; a first set of fiducial markers and a second set of fiducial markers visible on the frame; a first die for placement onto the first surface region, the first die including an image sensor and respective fiducial markers for alignment with the first set of fiducial markers; a second die for placement onto the second surface region, the second die including an image sensor and respective fiducial markers for alignment with the second set of fiducial markers; and at least one optical filter each associated with one of the dice and supported by at least one of the walls.
  • the frame can be formed of silicon for accurately and economically creating the fiducial markers.
  • an assembly including: a ceramic package; a plurality of walls raised from the ceramic package, at least one of the walls for dividing surface regions of the ceramic package; a frame supported by the ceramic package; a plurality of sets of fiducial markers visible on the frame; a plurality of dice, each for placement onto a respective surface region, each including a respective image sensor, each including respective fiducial markers for alignment with one set of the fiducial markers; and a plurality of optical filters each associated with one of the dice and supported by at least one of the walls.
  • a method for assembling a package including: supporting a frame using a ceramic package, a first set of fiducial markers and a second set of fiducial markers visible on the frame, at least one wall raised from the ceramic package, one of the walls for dividing a first surface region and a second surface region of the ceramic package; aligning a first die onto the first surface region, the first die including an image sensor and respective fiducial markers for aligning with the first set of fiducial markers, and bonding the first die to the first surface region; aligning a second die onto the second surface region, the second die including an image sensor and respective fiducial markers for aligning with the second set of fiducial markers, and bonding the second die to the second surface region; and bonding at least one optical filter each associated with one of the dice to at least one of the walls.
  • Figures 1 and 2 illustrate an image sensor package 100 which includes a frame 102, in accordance with an example embodiment.
  • the package 100 can be formed from an assembly of components, in an example embodiment.
  • the frame 102 can be used to visually assist in the alignment of image sensor dice 118, 120 in relation to each other, with respect to lateral and rotational axes, for example.
  • the package 100 includes a ceramic package 104 for supporting of the contents thereon or therein.
  • First walls 106 are shown as four walls in a rectangular configuration and second walls 108 are shown as four walls in a rectangular configuration.
  • the walls 106, 108 are mounted to the ceramic package 104 and are upstanding (raised) from the ceramic package 104.
  • the first walls 106 can be used for dividing and defining a first surface region 110 of the ceramic package 104
  • the second walls 108 can be used for dividing and defining a second surface region 112 of the ceramic package 104.
  • the frame 102 is supported by the ceramic package 104 and typically placed or formed within or atop a surface of the ceramic package 104.
  • a first set of fiducial markers 114 (three shown) are visible on the frame 102 and are located generally adjacent to the first surface region 110.
  • a second set of fiducial markers (three shown) are visible on the frame 102 and are located generally adjacent to the second surface region 112.
  • the frame 102 can be located exterior to the walls 106, 108 and can define a respective aperture at the location of the walls 106, 108.
  • a first die 118 is for placement onto the first surface region 110.
  • a second die 120 is for placement onto the second surface region 112.
  • the dice 118, 120 each include an image sensor (not shown for clarity) which can include an optically active portion in order to detect particular light or radiation.
  • the dice 118, 120 can also be referred to as a "chip", for example.
  • the dice 118, 120 are configured to provide a signal in proportion to an amount of detected light or radiation.
  • the first die 118 includes fiducial markers 122 (two shown) for alignment with the first set of fiducial markers 114.
  • the second die 120 includes fiducial markers 124 (two shown) for alignment with the second set of fiducial markers 116.
  • alignment can mean rectilinear alignment.
  • the first die 118 and the second die 120 are aligned in two dimensional and rotational axes with respect to the frame 102. Therefore, the first die 118 and the second die 120 can be aligned with respect to each other in two dimensional and rotational axes.
  • a first optical filter 126 is bonded to the first walls 106 and a second optical filter 128 is bonded to the second walls 108.
  • the respective cavities Prior to bonding of the optical filters 126, 128, the respective cavities can be filled with Nitrogen, in an example embodiment, or evacuated in other example embodiments.
  • the optical filters 126, 128 comprise material of glass or sapphire.
  • the optical filters 126, 128 comprise spectral filters.
  • the first optical filter 126 can have a different spectral property than the second optical filter 128.
  • the dice 118, 120 are adjacent to each other, this can allow the optical filters 126, 128 to collectively act as a multispectral filter, and the image sensor package 100 to act as a multispectral detector which can keep separate the different detected spectral information or images.
  • the different optical filters 126, 128 can define Red, Green, Blue (RGB) filters for detecting the RGB color space (e.g., when there are at least three optical filters and dice).
  • RGB Red, Green, Blue
  • Another example type of optical filters can be from CMY color space with cyan, magenta and yellow filters (e.g., when there are at least three optical filters and dice).
  • the size of the dice can be of a suitable size and alignment to be part of a pixel set to detect suitable detail, which can be used to keep data from the detected images into separate colors if desired.
  • the filters can define any subpixels which are colors that define a color space.
  • the dice can be arranged into triangular configurations when acting as pixels for a three color space, and into rectangular configurations when acting as pixels for a four color space, for example.
  • at least one of the filter types can be used to filter radiation such as X-Ray or positron emission radiation for medical imaging purposes, for example.
  • the frame 102 comprises at least one of silicon material, glass-ceramic material, or Thermal Coefficient of Expansion (TCE) glass-ceramic material.
  • the ceramic package 104 comprises Aluminum Nitride (A1N), for example.
  • the ceramic package 104 can comprise other substrates and materials.
  • the walls 106, 108 can comprise metal material.
  • the walls 106, 108 can comprise other substrates and materials, such as silicon, in some example embodiments.
  • the walls 106, 108 can be formed of optically opaque material to act as an optical barrier between the first die 118 and the second die 120, for example.
  • the shape of the frame 102 can be formed wherein the apertures in the silicon can be defined by plasma or wet etch techniques using lithography of other masking techniques, for example.
  • the fiducial markers 114, 116 can also be marked or otherwise added to the frame 102 at this time.
  • the ceramic package 104 can include recesses 130 for bonding sites, such as for receiving adhesive or epoxy (not shown here). Still referring to Figure 2 , the ceramic package 104 can be arranged as a pin grid array (PGA) package, for example having pins 132 or leads that can be inserted into a corresponding socket (not shown), for example as part of an imaging system (not shown). In an example embodiment, the ceramic package 104 can be approximately 170 mm x 70 mm in topographical area, and can be other sizes in other example embodiments. Electrical connections (not shown for clarity) are made between the dice 118, 120 and the pins 132. A shape of the walls 106, 108 can also define grooves, ledges (as shown) and/or apertures to facilitate placement of the optical filters 126, 128.
  • PGA pin grid array
  • the frame 102 is not shown for clarity. In an example embodiment, this is because the frame 102 can be releasable from the ceramic package 104 after the dice 118, 120 are mounted. Therefore, in an example embodiment the frame 102 and its fiducial markers 114, 116 can be re-used for facilitating alignment between another subsequent ceramic package and dice. In another example embodiment, not shown here, rather than being releasable, the frame 102 is bonded to the ceramic package 104 and can be enclosed within the ceramic package 104 by optical covers (not shown here), or otherwise part of the assembled package 100. The assembled package 100 can now be used to detect images or spectral radiation and to send signals in relation to the detected information.
  • further dice can be provided onto the same ceramic package 104.
  • the frame 102 can include further respective fiducial markers (not shown) in order to align these additional dice.
  • the plurality of dice can be arranged in suitable arrangements onto the ceramic package 104 such as an array, a grid, a concentric pattern, or other patterns. As described above, the dice can be arranged in pixel patterns which define a color space which can be grid or triangular, for example.
  • the first set of fiducial markers 114 and the second set of fiducial markers 116 on the frame 102 are distinct fiducial markers to each other.
  • the first set of fiducial markers 114 and the second set of fiducial markers 116 on the frame share at least one same fiducial marker, for example.
  • FIG. 3 and 4 illustrates another image sensor package 200, in accordance with another example embodiment.
  • the package 200 is formed from an assembly of components, in an example embodiment.
  • a single dividing wall 206 and a non-uniform optical cover 208 can be used (shown as a single piece).
  • the image sensor package 200 includes a ceramic package 204, and a frame 202 (e.g. silicon) supported by the ceramic package 204.
  • the wall 206 is for dividing the ceramic package 204 into a first surface region 210 and a second surface region 212.
  • the frame 202 can define a respective aperture at the location of the first surface region 210 and the second surface region 212.
  • a first set of fiducial markers 214 (three shown) is visible on the frame 202, and a second set of fiducial markers 216 (three shown) is visible on the frame 202.
  • a first die 218 is for placement onto the first surface region 210 and a second die 220 is for placement onto the second surface region 212.
  • the first die 218 includes respective fiducial markers 222 (two shown) for alignment with the first set of fiducial markers 214.
  • the second die 220 includes respective fiducial markers 224 (two shown) for alignment with the second set of fiducial markers 216.
  • the optical cover 208 can include a first optical filter 226 which optically covers the first die 218, and a second optical filter 228 which optically covers the second die 220.
  • the remaining material of the optical cover 208 can be optically transparent, or another suitable material, for example.
  • additional walls 240, 242 can be provided for further dividing of the surface of the ceramic package 202.
  • a surrounding perimeter wall 244 can be used for supporting and bonding of the optical cover 208.
  • the walls 206, 240, 242, 244 can be formed of metal, in an example embodiment.
  • the other walls 206, 240, 242 can also be used as further bonding sites for the optical cover 208, in an example embodiment.
  • the ceramic package 204 can be arranged as a pin grid array (PGA) package, for example having pins 232 or leads that can be inserted into a corresponding socket (not shown), for example as part of an imaging system (not shown).
  • PGA pin grid array
  • Figure 5 illustrates a diagrammatic side sectional view of an image sensor package 300, in accordance with another example embodiment.
  • the frame 302 e.g. silicon
  • the optical cover 308 is non-uniform and can be a single piece, as shown.
  • the image sensor package 300 includes a ceramic package 304, and a frame 302 (e.g. silicon) supported by the ceramic package 304.
  • the frame 302 can also act as one or more walls for dividing the ceramic package 304 into a first surface region 310 and a second surface region 312.
  • the frame 302 can define a respective aperture at the location of the first surface region 310 and the second surface region 312.
  • a first set of fiducial markers 314 is visible on the frame 302, and a second set of fiducial markers 316 is visible on the frame 302.
  • a first die 318 is for placement onto the first surface region 310 and a second die 320 is for placement onto the second surface region 312.
  • the dice 318, 320 each include an image sensor (not shown for clarity) which can include an optically active portion in order to detect particular light or radiation.
  • the first die 318 includes respective fiducial markers 322 for alignment with the first set of fiducial markers 314.
  • the second die includes respective fiducial markers 324 for alignment with the second set of fiducial markers 316.
  • the optical cover 308 can include a first optical filter 326 which optically covers the first die 318, and a second optical filter 328 which optically covers the second die 320.
  • the remaining material of the optical cover 308 can be optically transparent, or another suitable material, for example.
  • the frame 302 is used for supporting and bonding of the optical cover 308.
  • the ceramic package 304 can be arranged as a pin grid array (PGA) package, for example having pins 332 or leads that can be inserted into a corresponding socket (not shown), for example as part of an imaging system (not shown).
  • PGA pin grid array
  • Figure 6 illustrates an example flow diagram of a method 400 for assembling an image sensor package, in accordance with an example embodiment.
  • a "pick and place" system which may be available from similar assembly operations can be used, in some example embodiments.
  • Such systems can use vision control (e.g. camera), a controller, processor and/or computer (which can access memory which stores suitable instructions), and one or more electro-mechanical and/or electro-chemical devices to place and bond the desired components.
  • vision control e.g. camera
  • processor and/or computer which can access memory which stores suitable instructions
  • electro-mechanical and/or electro-chemical devices to place and bond the desired components.
  • An example of a pick and place system is made by Datacon (TM), for example.
  • TM Datacon
  • Additional components can be part of the pick and place system, including but not limited to sensors, a wafer saw, a die bonder, an ejector needle, a vacuum pick-up tool, an epoxy dispenser, an electromechanical pickup arm, an air pressure controller, a temperature controller (heat and/or cool), a vacuum, and/or ultraviolet light for curing, etc.
  • the method 400 will be described in relation to the package 100 for convenience of reference. Similar method or use may be applied to the other image sensor packages 200, 300 to assemble an image sensor package, as applicable.
  • the method 400 includes fabricating the frame 102, for example from silicon.
  • the shape of the frame 102 can be formed wherein the apertures in the silicon can be defined by plasma or wet etch techniques using lithography of other masking techniques, for example.
  • the fiducial markers 114, 116 can also be marked or otherwise added to the frame 102 at this time.
  • using silicon as a frame material can provide very accurate placement of the fiducial markers 114, 116 to the frame 102. For example, being this accurate can facilitate the building and aligning of the dice image sensor dice 118, 120 very accurately with respect to each other, for example for creating an array of multiple rows of dice, all meeting the desired positional accuracy.
  • the method 400 includes supporting the frame 102 using the ceramic package 104, for example.
  • the method 400 includes aligning the first die 118 onto the first surface region 110, for example using an electromechanical arm and a camera, by aligning the fiducial markers 122 of the first die 118 with the first set of fiducial markers 114, and bonding, for example using the epoxy dispenser, the first die 118 to the first surface region 110.
  • the method 400 can then repeat event 410, which includes aligning the second die 120 onto the second surface region 112, for example using the electromechanical arm and the camera, by aligning the fiducial markers 124 of the second die 120 with the second set of fiducial markers 116, and bonding, for example using the epoxy dispenser, the second die 120 onto the second surface region 112. Further dice can also be aligned and bonded, wherein events 406 and 408 are repeated as applicable until the number of specified dice is reached, in an example embodiment.
  • the method 400 includes bonding, for example using the epoxy dispenser, the optical filters 126, 128 to the respective walls 106, 108 to optically cover the respective dice 118, 120.
  • the electromechanical arm and the camera can be used for placement of the optical filters 126, 128, for example.
  • the frame 102 is removed from the ceramic package 104. In another example embodiment, the frame 102 is bonded to the ceramic package 104 and remains part of the assembled package 100.
  • the example image sensor packages are described with respect to first dice and second dice, in an example embodiment, further dice can be provided onto the same ceramic package.
  • the plurality of dice can be arranged in suitable arrangements onto the ceramic package such as an array, a grid, a concentric pattern, or other patterns.
  • the dice can be arranged in pixel patterns which define a color space which can be grid or triangular, for example.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electromagnetism (AREA)
  • Manufacturing & Machinery (AREA)
  • Optics & Photonics (AREA)
  • Solid State Image Pick-Up Elements (AREA)

Claims (15)

  1. Un ensemble, comprenant :
    un boîtier en céramique (104, 204, 304) ;
    au moins une paroi (106, 108, 206) surélevée depuis le boîtier en céramique (104, 204, 304), une des parois (106, 108, 206) étant destinée à diviser une première région de surface (110, 210, 310) et une deuxième région de surface (112, 212, 312) du boîtier en céramique (104, 204, 304) ;
    un cadre (102, 202, 302) soutenu par le boîtier en céramique (104, 204, 304) ;
    un premier jeu de repères de centrage (114, 214, 314) et un deuxième jeu de repères de centrage (116, 216, 316) visibles sur le cadre (102, 202, 302) ;
    une première microplaquette (118, 218, 318) destinée à être placée sur la première région de surface (110, 210, 310), la première microplaquette (118, 218, 318) incluant un premier capteur d'image et des repères de centrage respectifs (122, 222, 322) destinés à être alignés avec le premier jeu de repères de centrage (114, 214, 314) ;
    une deuxième microplaquette (120, 220, 320) destinée à être placée sur la deuxième région de surface (112, 212, 312), la deuxième microplaquette (120, 220, 320) incluant un deuxième capteur d'image et des repères de centrage respectifs (124, 224, 324) destinés à être alignés avec le deuxième jeu de repères de centrage (116, 216, 316) ; et
    au moins un filtre optique (126, 128, 226, 228, 326, 328) associé chacun à une des microplaquettes (118, 120, 218, 220, 318, 320) et soutenu par au moins une des parois (106, 108, 206).
  2. L'ensemble tel que revendiqué dans la revendication 1, dans lequel le premier jeu de repères de centrage (114, 214, 314) sur le cadre (102, 202, 302) est situé de façon adjacente à la première région de surface (110, 210, 310), et dans lequel le deuxième jeu de repères de centrage (116, 216, 316) sur le cadre (102, 202, 302) est situé de façon adjacente à la deuxième région de surface (112, 212, 312).
  3. L'ensemble tel que revendiqué dans la revendication 1, dans lequel le premier jeu de repères de centrage (114, 214, 314) et le deuxième jeu de repères de centrage (116, 216, 316) sur le cadre (102, 202, 302) ont au moins un repère de centrage en commun.
  4. L'ensemble tel que revendiqué dans la revendication 1, dans lequel le premier jeu de repères de centrage (114, 214, 314) et le deuxième jeu de repères de centrage (116, 216, 316) sur le cadre (102, 202, 302) sont des repères de centrage distincts l'un par rapport à l'autre.
  5. L'ensemble tel que revendiqué dans la revendication 1, dans lequel chaque jeu de repères de centrage (114, 116, 214, 216, 314, 316) inclut au moins trois repères de centrage, et chaque repère de centrage respectif (122, 124, 222, 224, 322, 324) de chaque microplaquette (118, 120, 218, 220, 318, 320) inclut au moins deux repères de centrage, destinés à un alignement de la première microplaquette (118, 218, 318) et de la deuxième microplaquette (120, 220, 320) l'une par rapport à l'autre dans des axes rotatifs et bidimensionnels.
  6. L'ensemble tel que revendiqué dans la revendication 1, dans lequel le boîtier en céramique (104, 204, 304) définit des renfoncements (130) destinés à des aires de collage.
  7. L'ensemble tel que revendiqué dans la revendication 1, dans lequel le filtre optique (126, 226, 326) associé à la première microplaquette (118, 218, 318) a une propriété spectrale différente du filtre optique (128, 228, 328) associé à la deuxième microplaquette (120, 220, 320).
  8. L'ensemble tel que revendiqué dans la revendication 1, dans lequel l'au moins un filtre optique (126, 128, 226, 228, 326, 328) comprend plus d'une propriété spectrale individuelle afin de faire collectivement office de filtre multispectral.
  9. L'ensemble tel que revendiqué dans la revendication 1, dans lequel l'au moins un filtre optique (126, 128, 226, 228, 326, 328) comprend un matériau en verre ou en saphir.
  10. L'ensemble tel que revendiqué dans la revendication 1, dans lequel le cadre (102, 202, 302) peut être détaché du boîtier en céramique (104, 204, 304).
  11. L'ensemble tel que revendiqué dans la revendication 1, dans lequel le cadre (102, 202, 302) est collé sur le boîtier en céramique (104, 204, 304).
  12. L'ensemble tel que revendiqué dans la revendication 1, dans lequel le cadre (102, 202, 302) comprend un matériau de silicium ou un matériau de verre-céramique.
  13. L'ensemble tel que revendiqué dans la revendication 1, dans lequel le cadre (102, 202, 302) comprend au moins une ou la totalité des parois (106, 108, 206), dans lequel au moins un ou la totalité des repères de centrage du premier jeu de repères de centrage (114, 214, 314) et du deuxième jeu de repères de centrage (116, 216, 316) sont situés sur les parois (106, 108, 206).
  14. L'ensemble tel que revendiqué dans la revendication 1, dans lequel l'au moins un filtre optique (126, 128, 226, 228, 326, 328) comprend une partie d'un couvercle optique d'une seule pièce non uniforme.
  15. Un procédé (400) pour assembler un boîtier, comprenant :
    le fait de soutenir (404) un cadre (102, 202, 302) en utilisant un boîtier en céramique (104, 204, 304), un premier jeu de repères de centrage (114, 214, 314) et un deuxième jeu de repères de centrage (116, 216, 316) visibles sur le cadre (102, 202, 302), au moins une paroi (106, 108, 206) surélevée depuis le boîtier en céramique (104, 204, 304), une des parois (106, 108, 206) étant destinée à diviser une première région de surface (110, 210, 310) et une deuxième région de surface (112, 212, 312) du boîtier en céramique (104, 204, 304) ;
    le fait d'aligner (406) une première microplaquette (118, 218, 318) sur la première région de surface (110, 210, 310), la première microplaquette (118, 218, 318) incluant un premier capteur d'image et des repères de centrage respectifs (122, 222, 322) destinés à être alignés avec le premier jeu de repères de centrage (114, 214, 314), et le fait de coller la première microplaquette (118, 218, 318) sur la première région de surface (110, 210, 310) ;
    le fait d'aligner (406) une deuxième microplaquette (120, 220, 320) sur la deuxième région de surface (112, 212, 312), la deuxième microplaquette incluant un deuxième capteur d'image et des repères de centrage respectifs (124, 224, 324) destinés à être alignés avec le deuxième jeu de repères de centrage (116, 216, 316), et le fait de coller la deuxième microplaquette (120, 220, 320) sur la deuxième région de surface (112, 212, 312) ; et
    le fait de coller (410) au moins un filtre optique (126, 128, 226, 228, 326, 328) associé chacun à une des microplaquettes (118, 120, 218, 220, 318, 320) sur au moins une des parois (106, 108, 206).
EP16898163.7A 2016-04-15 2016-04-15 Alignement de multiples dés d'image dans un boîtier Active EP3443586B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CA2016/050438 WO2017177300A1 (fr) 2016-04-15 2016-04-15 Alignement de multiples dés d'image dans un boîtier

Publications (3)

Publication Number Publication Date
EP3443586A1 EP3443586A1 (fr) 2019-02-20
EP3443586A4 EP3443586A4 (fr) 2019-11-20
EP3443586B1 true EP3443586B1 (fr) 2021-01-20

Family

ID=60041258

Family Applications (1)

Application Number Title Priority Date Filing Date
EP16898163.7A Active EP3443586B1 (fr) 2016-04-15 2016-04-15 Alignement de multiples dés d'image dans un boîtier

Country Status (3)

Country Link
US (1) US11205670B2 (fr)
EP (1) EP3443586B1 (fr)
WO (1) WO2017177300A1 (fr)

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5047371A (en) * 1988-09-02 1991-09-10 Olin Corporation Glass/ceramic sealing system
US6228743B1 (en) * 1998-05-04 2001-05-08 Motorola, Inc. Alignment method for semiconductor device
JP2002374030A (ja) * 2001-04-09 2002-12-26 Matsushita Electric Ind Co Ltd コヒーレント光源及びその製造方法
US6873024B1 (en) 2002-05-15 2005-03-29 Eastman Kodak Company Apparatus and method for wafer level packaging of optical imaging semiconductor devices
AU2002368160A1 (en) * 2002-07-15 2004-02-25 Formfactor, Inc. Fiducial alignment marks on microelectronic spring contacts
US6811938B2 (en) 2002-08-29 2004-11-02 Eastman Kodak Company Using fiducial marks on a substrate for laser transfer of organic material from a donor to a substrate
US7645635B2 (en) * 2004-08-16 2010-01-12 Micron Technology, Inc. Frame structure and semiconductor attach process for use therewith for fabrication of image sensor packages and the like, and resulting packages
JP2009005553A (ja) 2007-06-25 2009-01-08 Hitachi Ltd 永久磁石モータの制御方式および方法、並びにエレベータの制御方式
JP2009055553A (ja) * 2007-08-29 2009-03-12 Fujifilm Corp 複数の撮像素子を搭載した撮像装置
KR101638183B1 (ko) * 2009-08-11 2016-07-11 삼성전자주식회사 이미지 센서
DE102009060217B3 (de) * 2009-12-23 2011-06-22 Pyreos Ltd. Verfahren zum Herstellen eines Infrarotlichtdetektors
JP5696961B2 (ja) * 2010-05-26 2015-04-08 独立行政法人物質・材料研究機構 糖応答性ゲル及び薬剤投与デバイス
JP5533339B2 (ja) 2010-06-28 2014-06-25 ソニー株式会社 光電変換装置とそのパッケージ構造、並びに光電変換装置の製造方法
US8669633B2 (en) 2010-07-28 2014-03-11 Teledyne Dalsa, Inc. Packaged device with an image sensor aligned to a faceplate using fiducial marks and connection bodies registered thereto
JP5641056B2 (ja) * 2010-12-21 2014-12-17 日本電気株式会社 光モジュール及びその製造方法
US8779556B2 (en) * 2011-05-27 2014-07-15 Taiwan Semiconductor Manufacturing Company, Ltd. Structure designs and methods for integrated circuit alignment
US20130128106A1 (en) * 2011-11-23 2013-05-23 Flextronics Ap, Llc Camera module housing having molded tape substrate with folded leads
TWI447873B (zh) * 2011-12-21 2014-08-01 矽品精密工業股份有限公司 封裝件結構、封裝基板結構及其製法
US9426343B2 (en) 2013-11-07 2016-08-23 Pelican Imaging Corporation Array cameras incorporating independently aligned lens stacks
TWI614881B (zh) * 2015-01-28 2018-02-11 精材科技股份有限公司 感光模組及其製造方法
JP6295983B2 (ja) * 2015-03-05 2018-03-20 ソニー株式会社 半導体装置およびその製造方法、並びに電子機器
CN108464000B (zh) * 2015-12-09 2020-10-02 提坦医疗公司 立体成像传感器装置以及用于制造在立体成像中使用的图像传感器对的方法
EP3419276A4 (fr) * 2016-02-18 2019-09-18 Ningbo Sunny Opotech Co., Ltd. Module de camera en réseau, composant photosensible moulé et composant de carte de circuit imprimé de ce dernier, procédé de fabrication associé et dispositif électronique

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
US11205670B2 (en) 2021-12-21
EP3443586A1 (fr) 2019-02-20
EP3443586A4 (fr) 2019-11-20
WO2017177300A1 (fr) 2017-10-19
US20190067351A1 (en) 2019-02-28

Similar Documents

Publication Publication Date Title
EP2304797B1 (fr) Formation de repère d'alignement de matrice de filtres couleurs dans des capteurs d'image
US6448109B1 (en) Wafer level method of capping multiple MEMS elements
EP2769407B1 (fr) Techniques de juxtaposition de matrices d'éléments de pixels
US20180019139A1 (en) Wafer-Level Etching Methods for Planar Photonics Circuits and Devices
US9748214B2 (en) Techniques for tiling arrays of pixel elements and fabricating hybridized tiles
US10937823B2 (en) Image-capturing element manufacturing method, image-capturing element and image-capturing device
CN211858644U (zh) 用于半导体器件接合的对准载具和对准***
US10483181B2 (en) Electronic package and fabrication method
CN108464000B (zh) 立体成像传感器装置以及用于制造在立体成像中使用的图像传感器对的方法
US6734040B2 (en) Method of manufacturing semiconductor devices
US11721637B2 (en) Patterning a transparent wafer to form an alignment mark in the transparent wafer
WO2008044678A1 (fr) Photodétecteur
EP3443586B1 (fr) Alignement de multiples dés d'image dans un boîtier
US20190189860A1 (en) Electronic circuit package cover
US10340306B1 (en) Semiconductor package with chamfered corners and related methods
EP2168156B1 (fr) Circuits intégrés sur une tranche et procédés de fabrication de circuits intégrés
US8669633B2 (en) Packaged device with an image sensor aligned to a faceplate using fiducial marks and connection bodies registered thereto
US20210407840A1 (en) System and method for alignment of an integrated circuit
JPH06283663A (ja) 半導体チップどうしを整合するための方法
TWI650851B (zh) 晶圓級光學模組及其製造方法
CN117080095B (zh) 晶圆扇出封装方法和封装设备
TWI837194B (zh) 電子設備
KR20190058523A (ko) 전기 배선을 경로 설정하는 방법 및 그 구조물
WO2022129563A1 (fr) Système et procédé de mesure d'alignement
CN113243047A (zh) 电子设备

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20181019

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: TELEDYNE DIGITAL IMAGING, INC.

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20191022

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 23/544 20060101ALI20191016BHEP

Ipc: H01L 27/146 20060101AFI20191016BHEP

Ipc: H01L 31/0232 20140101ALI20191016BHEP

Ipc: H01L 31/0203 20140101ALI20191016BHEP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602016051904

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H01L0021680000

Ipc: H01L0027146000

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 31/0203 20140101ALI20200220BHEP

Ipc: H01L 27/146 20060101AFI20200220BHEP

Ipc: H01L 23/544 20060101ALI20200220BHEP

Ipc: H01L 31/0232 20140101ALI20200220BHEP

INTG Intention to grant announced

Effective date: 20200312

GRAJ Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTC Intention to grant announced (deleted)
INTG Intention to grant announced

Effective date: 20200810

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602016051904

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1357120

Country of ref document: AT

Kind code of ref document: T

Effective date: 20210215

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20210120

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1357120

Country of ref document: AT

Kind code of ref document: T

Effective date: 20210120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210421

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210520

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210420

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210420

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210520

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602016051904

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

26N No opposition filed

Effective date: 20211021

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20210420

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210415

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210430

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210430

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210430

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210420

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210430

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210415

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210520

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210430

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210120

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20160415

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230412

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210120