EP2911381B1 - Method and device for processing video image - Google Patents
Method and device for processing video image Download PDFInfo
- Publication number
- EP2911381B1 EP2911381B1 EP13847903.5A EP13847903A EP2911381B1 EP 2911381 B1 EP2911381 B1 EP 2911381B1 EP 13847903 A EP13847903 A EP 13847903A EP 2911381 B1 EP2911381 B1 EP 2911381B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- signal
- video image
- original
- acquire
- blanking
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims description 36
- 230000000873 masking effect Effects 0.000 claims description 39
- 230000005540 biological transmission Effects 0.000 claims description 23
- 230000015654 memory Effects 0.000 description 25
- 238000010586 diagram Methods 0.000 description 21
- 230000000694 effects Effects 0.000 description 5
- 230000006870 function Effects 0.000 description 2
- 230000008054 signal transmission Effects 0.000 description 2
- 239000000284 extract Substances 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/005—Adapting incoming signals to the display format of the display terminal
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G3/2096—Details of the interface to the display terminal specific for a flat panel
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
- G09G5/008—Clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/14—Display of multiple viewports
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
- H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
- H04N21/234—Processing of video elementary streams, e.g. splicing of video streams or manipulating encoded video stream scene graphs
- H04N21/2343—Processing of video elementary streams, e.g. splicing of video streams or manipulating encoded video stream scene graphs involving reformatting operations of video signals for distribution or compliance with end-user requests or end-user device requirements
- H04N21/234309—Processing of video elementary streams, e.g. splicing of video streams or manipulating encoded video stream scene graphs involving reformatting operations of video signals for distribution or compliance with end-user requests or end-user device requirements by transcoding between formats or standards, e.g. from MPEG-2 to MPEG-4 or from Quicktime to Realvideo
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/4302—Content synchronisation processes, e.g. decoder synchronisation
- H04N21/4305—Synchronising client clock from received content stream, e.g. locking decoder clock with encoder clock, extraction of the PCR packets
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/44—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream or rendering scenes according to encoded video stream scene graphs
- H04N21/4402—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream or rendering scenes according to encoded video stream scene graphs involving reformatting operations of video signals for household redistribution, storage or real-time display
- H04N21/440263—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream or rendering scenes according to encoded video stream scene graphs involving reformatting operations of video signals for household redistribution, storage or real-time display by altering the spatial resolution, e.g. for displaying on a connected PDA
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
- H04N7/0117—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
- H04N7/0122—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal the input and the output signals having different aspect ratios
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/04—Changes in size, position or resolution of an image
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/04—Changes in size, position or resolution of an image
- G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
- G09G2340/0435—Change or adaptation of the frame rate of the video stream
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/04—Changes in size, position or resolution of an image
- G09G2340/0442—Handling or displaying different aspect ratios, or changing the aspect ratio
Definitions
- the present invention relates to the image processing field, and in particular to a method and device for processing a video image.
- a full-colour LED display is widely used for a spliced-type video display, that is, one-piece full-colour LED screen is formed by splicing a series of display modules with a fixed physical resolution. If the resolution of a single display module screen is n*m (that is, a display effective area has n columns of pixels and m lines of pixels), the display resolution of the one-piece full-colour LED screen is K*n columns of pixels and P*m lines of pixels, in the case that the one-piece full-colour LED display screen is formed by splicing K display module screens in a horizontal direction and P display module screens in a longitudinal direction.
- any display area of which the resolution is not less than n*m may be formed.
- the effective resolution of the standard video signal is specified, such as 800*600, 1024*768, 1280*1024, and 1920*1080 or the like. If after a 1080P signal is decoded and decrypted via an HDMI signal, the effective pixel points thereof have 1920 points in the horizontal direction and 1080 points in the longitudinal direction, the video image requires the physical resolution 1920*1080 points of the display device of a terminal for the best display.
- the displayed effective area thereof is a part of the image, but the physical pixel points in the full-colour LED display screen are not fixed for site application thereof.
- the display requirements for the physical points less than 1080P there are different requirements for the area where the image is displayed, a difference between the video image and the full-colour LED display image is easily caused because the video image cannot be displayed pixel point by pixel point when the full-colour LED display is used for displaying the video image.
- the LED display driving circuit suitable for Low Voltage Differential Signalling (LVDS) will suffer from receiving trouble.
- the image is scaled or expanded according to the size of the screen to fit the display of the LED screen.
- the number of the physical pixel points of the screen is P*K
- the resolution of the image is M*N, so that the image with the resolution of M*N is scaled by P*K.
- the processing method increases the complexity of a front-end processing system, and increases the cost, and the image itself will suffer from loss after being processed, which reduces the quality of the image.
- the technical method of network transmission adopted by the LED limits the data transmission rate of the screen, for example, the transmission rate of a transmission single port of Gbit Ethernet is far less than that in a way of low voltage differential transmission, which is harmful for transmission of high-definition image. Therefore, in order to transmit the high-definition image, multiple Ethernet transmission ports may be added for simultaneous transmission, which also increases the cost.
- the video image is scaled to display video image with different resolutions on the spliced screen, which reduces the quality of the displayed image and makes the processing process complicated.
- a method for processing a video image includes: receiving an original video image; adjusting a signal clock frequency of the original video image to acquire a processed video image; after a command signal input by a user is received, capturing the processed video image according to a preset size to acquire a video image corresponding to a display window of the preset size; and encoding the video image corresponding to the display window of the preset size to acquire an encoded video image.
- the step of adjusting the signal clock frequency of the original video image to acquire the processed video image includes: extracting an original line signal, an original field signal, an original blanking signal and an original blanking masking signal from a control signal of the original video image; performing reset count for the original field signal at jump points of the original field signal by taking the original line signal as a clock to acquire a field synchronization signal; performing reset count for the original line signal at jump points of the original line signal by adopting the fixed pixel clock frequency as a clock to acquire a line synchronization signal; performing reset count for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal by taking the line synchronization signal as a clock to acquire a blanking synchronization signal; performing reset count for the original blanking masking signal at jump points of the blanking synchronization signal by taking the blanking synchronization signal as a clock to acquire a blanking masking signal; and generating the processed video control signal according to the field synchronization signal, the line synchronization signal
- the method further includes: receiving the command signal input by the user and parsing the command signal to acquire the preset abscissa and the preset ordinate.
- the method before adjusting the signal clock frequency of the original video image to acquire the processed video image, the method further includes: detecting whether a data signal of the original video image is a DDR signal; and in a case where the data signal of the original video image is the DDR signal, adjusting a bit width of the data signal of the original video image to acquire an original video image of a clock single-edge transmission mode.
- the method further includes: performing a Ping-Pong access operation for on the processed video image by taking the signal clock frequency of the original video image as a storing clock and taking a blanking signal of the processed video image as a storing enable signal.
- a device for processing a video image which includes: a receiving module, configured to receive an original video image; a first processing module, configured to adjust a signal clock frequency of the original video image to acquire a processed video image; a second processing module, configured to, after a command signal input by a user is received, capture the processed video image according to a preset size to acquire a video image corresponding to a display window of the preset size; and an encoding module, configured to encode the video image corresponding to the display window of the preset size to acquire an encoded video image.
- the command signal includes a preset abscissa and a preset ordinate
- the first processing module includes: an extracting module, configured to extract an original line signal, an original field signal, an original blanking signal and an original blanking masking signal from a control signal of the original video image; a first counting module, configured to perform reset count for the original field signal at jump points of the original field signal by taking the original line signal as a clock to acquire a field synchronization signal; a second counting module, configured to perform reset count for the original line signal at jump points of the original line signal by taking the fixed pixel clock frequency as a clock to acquire a line synchronization signal; a third counting module, configured to perform reset count for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal, by taking the line synchronization signal as a clock to acquire a blanking synchronization signal; a fourth counting module, configured to perform reset count for the original blanking masking signal at jump points of the blanking synchronization signal by taking the blanking synchronization signal as a clock to acquire a blanking masking signal
- the device further includes: a third processing module, configured to receive the command signal input by the user and parse the command signal to acquire the preset abscissa and the preset ordinate.
- the device before the first processing module adjusts the signal clock frequency of the original video image to acquire the processed video image, the device further includes: a detecting module, configured to detect whether a data signal of the original video image is a DDR signal; and a fourth processing module, configured to, in a case where the data signal of the original video image is the DDR signal, adjust a bit width of the data signal of the original video image to acquire an original video image signal of a clock single-edge transmission mode.
- a detecting module configured to detect whether a data signal of the original video image is a DDR signal
- a fourth processing module configured to, in a case where the data signal of the original video image is the DDR signal, adjust a bit width of the data signal of the original video image to acquire an original video image signal of a clock single-edge transmission mode.
- the device further includes: a reading module, configured to perform a Ping-Pong operation for the processed video image by taking the signal clock frequency of the original video image as a storing clock and taking the blanking signal of the processed video image as a storing enable signal.
- a reading module configured to perform a Ping-Pong operation for the processed video image by taking the signal clock frequency of the original video image as a storing clock and taking the blanking signal of the processed video image as a storing enable signal.
- new line, field and blanking synchronization signals are acquired through adjusting the clock frequency of an input image, and a new video image is acquired, and then, the corresponding capturing operation and outputting operation are performed according to the image display requirements of the user, so that the problem that the distortion of the displayed image is caused by scaling the video images to display the video images with different resolutions on the spliced screen in the prior art is solved, and the effect that video images with any resolution are reliably and stably displayed in the best display area range is realized.
- Fig. 1 is a structural diagram of a device for processing a video image according to an embodiment of the invention.
- Fig. 2 is a detailed structural diagram of a device for processing a video image according to an embodiment of the invention.
- the device includes: a receiving module 10, configured to receive an original video image; a first processing module 30, configured to adjust a signal clock frequency of the original video image to acquire a processed video image; a second processing module 50, configured to, after a command signal input by a user is received, capture the processed video image according to a preset size to acquire a video image corresponding to a display window of the preset size; and an encoding module 70, configured to encode the video image corresponding to the display window of the preset size to acquire an encoded video image.
- a receiving module 10 configured to receive an original video image
- a first processing module 30, configured to adjust a signal clock frequency of the original video image to acquire a processed video image
- a second processing module 50 configured to, after a command signal input by a user is received, capture the processed video image according to a preset size to acquire a video image corresponding to a display window of the preset size
- an encoding module 70 configured to encode the video image corresponding to the display window of the preset size to acquire
- the receiving module receives the input original video image, then the first processing module adjusts the signal clock frequency of the original video image to acquire the processed video image, the second processing module, after the command signal input by the user is received, captures the processed video image according to the preset size to acquire the video image corresponding to a display window of the preset size, and finally the encoding module encodes the video image corresponding to the display window of the preset size to acquire the encoded video image.
- a new video image is acquired through adjusting the clock frequency of the input image, and then, the corresponding capturing operation and outputting operation are performed according to the image display requirements of the user, so as to solve the problem that the distortion of the displayed image is caused by scaling the video images in order to display the video images of different resolutions on the spliced screen in the prior art, and the effect that video images of any resolution are reliably and stably displayed in the best display area range is realized.
- the second processing module 50 opens the display window, and then defines and outputs the video image through setting pixel coordinates (for example, the abscissa is X, and the ordinate is Y) on the left top corner of the image display area, so as to realize the capture and the output of the processed video image, and the area sizes of the effective image display window opened are different depending on different resolutions of the input images (i.e., the original video image in the above embodiment).
- the display window of the preset size may be of the size of the display screen of the spliced full-colour LED display.
- the encoding module 70 may be implemented through an LVDS encoder, that is, the encoder outputs an output video of the corresponding display window to the display window in a way of a serial bit rate, such as parallel to serial processing is performed in a way of 10:1.
- the bit rate of the LVDS is 10 times of the output clock frequency of the display window. If Po is the pixel clock of the display window of 75Mhz, the bit rate of the LVDS reaches 750Mbps. Since the LVDS is a low voltage differential transmission, the features of high transmission bit rate, small power consumption, high reliability and less transmission pins may be realized.
- the command signal includes a preset abscissa and a preset ordinate
- the function of the above second processing module may be realized through a video control signal processor shown in Fig. 2 .
- the processed video control signal is generated according to a field synchronization signal, a line synchronization signal, a blanking synchronization signal and a blanking masking signal, and a digital signal of the original video image is corrected according to the processed video control signal to acquire the processed video image.
- the first computation module performs the pixel point computation according to the first formula to acquire the maximum number Ho of the horizontal pixel points of the display window of the preset size
- the first sub-processing module captures the horizontal pixel points with the maximum number of the display window of the preset size according to the preset abscissa to acquire horizontal pixel points of the display window of the preset size, and adopts the vertical longitudinal points of the resolution of the original video image as the vertical longitudinal pixel points of the display window of the preset size
- a third sub-processing module captures the processed video image according to the horizontal pixel points and the vertical longitudinal pixel points of the display window of the preset size acquired by the second sub-processing module to acquire the video image corresponding to the display window of the preset size.
- Fig. 3 is a schematic diagram of a first horizontal picture where a display window outputs a video image according to an embodiment of the invention.
- Fig. 4 is a schematic diagram of a second horizontal picture where a display window outputs a video image according to an embodiment of the invention.
- Fig. 5 is a schematic diagram of a third horizontal picture where a display window outputs a video image according to an embodiment of the invention.
- Fig. 6 is a schematic diagram of a longitudinal picture where a display window outputs a video image according to an embodiment of the invention.
- Fig. 7 is a schematic diagram of a spliced screen where a display window outputs a video image according to an embodiment of the invention.
- all of the display windows in above Fig. 3 to Fig. 7 may be the display windows of the preset size, all of the input videos may be the video images processed by the first processing module 30.
- Ho is the maximum number of the pixel points output by the display window of the preset size
- Po is the fixed pixel clock frequency
- Pi is the pixel clock frequency of the input video (that is, the original video image in the above embodiment)
- Hit is the total number of line cycle clocks of the input image
- Hos is the spacing of effective pixels between two lines of the output video, that is, the time interval between the last effective pixel of the previous line and the first effective pixel of the next line of two adjacent lines (computed by the number of the pixel clock cycles).
- the bigger the fixed frequency Po is, the bigger of the size of the opened window is, but the stability of the system will be influenced.
- the fixed clock frequency Po may be 75Mhz.
- the opened window of the preset size can output the horizontal pixel points of the resolution of the input video completely, that is, the horizontal width of the opened display window of the preset size is greater than the horizontal width of the original video image.
- the abscissa X of an initial position on the left top corner of the display window is set to be 0 by a user
- the first pixel displayed by the opened window is the first pixel point of the input video image (i.e., the original video image)
- the number of the horizontal pixel points of the opened window is greater than the number of the horizontal pixel points of the input image, the horizontal picture of the input image can be completely displayed.
- the image displayed in the opened window is one area of the input image, and the area is shifted through a set X coordinate. If the preset coordinate input by the user is (n1, 0), the processed video image is shifted by n1 coordinates to the right. If the preset coordinate input by the user is (n2, 0), the processed video image is shifted by n2 coordinates to the right.
- the maximum displayable number of the vertical longitudinal points of the display window of the preset size is the same as the number of the vertical points of the effective pixel of the actually input image. For example, for the image resolution of 1280*1024@60hz, the maximum number of the vertical points of the display window is 1024.
- the number of the vertical points of the display window is just the same as the number of the vertical points of the input image.
- the user may also choose the display of the image through adjusting the Y coordinate according to the embodiment shown in Fig. 6 , that is, the coordinate of the first pixel point of the first line and the first column of the output video image of the display window is set according to the preset coordinate (n, m) input by the user.
- the user may adjust the display area of the full-colour LED screen arbitrarily, and captures the image from the processed video image to obtain the best display image. Additionally, as shown in Fig. 7 , the user may also splice the high-resolution image through increasing the output of the display window. If the number of the horizontal pixel points of the processed video image is twice of the maximum number of the horizontal pixel points of the display window of the preset size, two display screens may be spliced for display.
- the preset coordinates of the two display screens of the user are respectively (0, 0) and (n, 0)
- the coordinate points (x1, y1) and (x2, y2) of the first pixel point of the first line of the two display screens are respectively (0, 0) and (n, 0)
- the field, line and blanking signals newly generated in the above step need to be adjusted.
- the counting operation needs to be performed by taking a new blanking synchronization signal as the clock, and the resetting operation is performed according to the new field synchronization jump and a corresponding blanking masking signal is generated.
- the masking signal is invalid, i.e., 0 for the count value of 0-14, while the masking signals are valid for the rest.
- the data from line 0-14 is shielded after being masked, at the same time, a field synchronization signal is shifted backwards by a time value of 15 blanking cycles to keep the same phase with the first blanking line data.
- the generation and operation of the new video control signal and the clock read by the memory may be realized in the case that the clock generator shown in Fig. 2 is at the set fixed pixel clock frequency.
- any area of the image may be displayed and spliced, and the requirement for actual application of the LED may be met flexibly, the signal transmission with the LED screen is realized at a fixed low transmission bit rate to ensure the reliability of the system.
- the first processing module 30 may include: an extracting module, configured to extract an original line signal, an original field signal, an original blanking signal and an original blanking masking signal from a control signal of the original video image; a first counting module, configured to perform reset count for the original field signal at jump points of the original field signal by taking the original line signal as the clock to acquire a field synchronization signal; a second counting module, configured to perform reset count for the original line signal at jump points of the original line signal by taking the fixed pixel clock frequency as the clock to acquire a line synchronization signal; a third counting module, configured to perform reset count for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal, by taking the line synchronization signal as the clock to acquire a blanking synchronization signal; a fourth counting module, configured to perform reset count for the original blanking masking signal at the jump points of the blanking synchronization signal by taking the blanking synchronization signal as the clock to acquire a blank
- the extracting module extracts the original line signal, the original field signal, the original blanking signal and the original blanking masking signal from the control signal of the original video image, and applies the above signals to the counting operation of the following modules.
- the first counting module performs reset count for the original field signal at the jump points of the original field signal by taking the original line signal as the clock to acquire the field synchronization signal.
- the second counting module performs reset count for the original line signal at the jump points of the original line signal by taking the fixed pixel clock frequency as the clock to acquire the line synchronization signal.
- the third counting module performs reset count for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal, by taking the line synchronization signal as the clock to acquire the blanking synchronization signal.
- the fourth counting module performs reset count for the original blanking masking signal at the jump points of the blanking synchronization signal by taking the blanking synchronization signal as the clock to acquire the blanking masking signal.
- the fourth sub-processing module After above modules perform above operation, the fourth sub-processing module generates the control signal of the processed video image according to the field synchronization signal, the line synchronization signal, the blanking synchronization signal and the blanking masking signal acquired by above modules, and acquires the processed video image.
- Fig. 8 is a schematic diagram of a waveform of the counting process of the third counting module of a user according to an embodiment of the invention.
- the first counting module performs the clock frequency process for the control signal of the original video to generate the field synchronization signal.
- the field signal output by the video takes the jump of the original field signal (i.e., the field signal in the control signal of the original video image) as a boundary, and the reset count is performed for the original field signal by taking the line signal as a clock.
- 0-n1 (0 to n1) is set to be the synchronization head of the field signal, and the electrical level of the field signal is low, and other count values are high, and a new field synchronization signal (i.e., the field synchronization signal in the above embodiment) is generated.
- the second counting module performs the clock frequency process for the control signal of the original video to generate the field synchronization signal.
- the new line synchronization signal takes the jump of the original line signal (i.e., the line signal in the control signal of the original video image) as a boundary, and the reset count is performed for the new line synchronization signal by taking the output clock (i.e., the fixed clock frequency Po ) as a clock, wherein 0-m1 is set to be the line signal synchronization (that is, the electrical level of the line signal is low), other count values are high, and a new line synchronization signal (i.e., the line synchronization signal in the above embodiment) is generated.
- the third counting module performs the clock frequency process for the control signal of the original video to generate the field synchronization signal. As shown in Fig.
- a new blanking synchronization signal is generated by taking the new line synchronization signal as the clock, and the synchronization head of the new blanking synchronization signal is greater than the synchronization head of the new line synchronization signal. Additionally, the new blanking synchronization signal is closely linked to the reading of the memory.
- the memory reads and outputs the first data of the corresponding line of the display window of the preset size. For example, if 0-m2 (m2>m1) is set to be low blanking signal, the pixel data of the memory is read from m2+1. During (m2+1)-m3, the blanking signal is high, i.e., it is the time of outputting the pixel data, and apart from this, the blanking signal becomes low.
- the device may further include: a third processing module, configured to receive a command signal input by a user and parsing the command signal to acquire the preset abscissa and the preset ordinate.
- the device may further include the third processing module, that is, a parsing processor of a coordinate of the display window shown in Fig. 2 parses the command signal input by the user, and a command word(s) is generally transmitted in a way of an SPI protocol, wherein the command word includes a command keyword, a command address, and command data.
- the command is parsed to be address, data and control signal in parallel which are transmitted to a corresponding processing module.
- the device may further include: a detecting module, configured to detect whether a data signal of the original video image is a DDR signal; and a fourth processing module, configured to, in a case where the data signal of the original video image is the DDR signal, adjust a bit width of the data signal of the original video image to acquire an original video image of a clock single-edge transmission mode.
- a detecting module configured to detect whether a data signal of the original video image is a DDR signal
- a fourth processing module configured to, in a case where the data signal of the original video image is the DDR signal, adjust a bit width of the data signal of the original video image to acquire an original video image of a clock single-edge transmission mode.
- the input video image (i.e., the original video image in the above embodiment) is received by the receiving module 10 (the function of the receiving module may be realized through a data receiver shown in Fig. 2 ).
- the video data signal may be extracted from the original video image through the data receiver, and the data synchronization operation is performed for the video data signal, that is, the bit width is adjusted. If the video data signal is the DDR signal, the DDR double-edge input mode is adjusted to the clock single-edge output mode.
- the first processing module 30 adjusts the signal clock frequency of the original video image to acquire the processed video image
- the video data signal acquired by the above module may be adjusted to acquire the processed video data.
- the device may further include: a reading module, configured to perform Ping-Pong access operation for the processed video image by taking the signal clock frequency of the original video image as a storing clock and taking the blanking signal of the processed video image as a storing enable signal.
- a reading module configured to perform Ping-Pong access operation for the processed video image by taking the signal clock frequency of the original video image as a storing clock and taking the blanking signal of the processed video image as a storing enable signal.
- the reading module performs Ping-Pong access operation for the processed video image, wherein the reading module may be realized by using two memories the size of each of which is 2048bit (or 4096bit). Specifically, in one line cycle, one memory 1 stores a video image, and the other memory 2 reads the video image, and in a next line cycle, one memory 2 stores a video image, and the other memory 1 reads the video image. That is, above access operation is performed in turn.
- the line data is accessed incrementally orderly from the leftmost side to the rightmost side starting from the address 0 in the case that the address is progressively increased by starting from the address 0 according to the tick of the clock, wherein one pixel point data is accessed through each address.
- the device may further include a selector, wherein the selector may switch the read memory for which the Ping-Pong operation is performed, that is, always switches to the read memory for outputting data of the read memory.
- Fig. 9 is a flowchart of a method for processing a video image according to an embodiment of the invention.
- Fig. 10 is a flowchart of a method for processing a video image according to an embodiment shown in Fig. 9 .
- the method includes the following steps:
- the input original video image is received; then the signal clock frequency of the original video image is adjusted to acquire the processed video image; after the command signal input by the user is received, the processed video image is captured according to the preset size to acquire the video image corresponding to a display window of the preset size; and finally the video image corresponding to the display window of the preset size is encoded to acquire the encoded video image.
- a new video image is acquired through adjusting the clock frequency of the input image, and then the corresponding capturing operation and outputting operation are performed according to the image display requirements of the user, so that the problem is solved that the distortion of the displayed image is caused by scaling the images to display the images on the spliced screens in the case where the resolution or field frequency of the input videos are different in the prior art, and the effect that video images with any resolution are reliably and stably displayed in the best display area range is realized.
- Step 102 in the above embodiment may be realized by receiving the video image in Step 202 shown in Fig. 10 .
- Step 204 the original video image is processed and the processed video image is cached.
- Step 104 to Step 106 in the above embodiment may be realized in Step 204 in Fig. 10 .
- Step 108 in Fig. 9 may be realized through Step 208 in Fig. 10 , wherein the video image is encoded in Step 208.
- Step 106 may be realized by the following: the display window is opened, and then the video image is defined and output through setting pixel coordinates (for example, the abscissa is X, and the ordinate is Y) on the left top corner of the image display area to realize the capture and the output of the processed video image, and the area sizes of the effective image display window opened are different depending on different resolutions of the input images (i.e., the original video image in the above embodiment).
- the display window of the preset size may be of the size of the display screen of the spliced full-colour LED display.
- Step 204 may also be performed after Step 206 in which the command signal of the user is received and parsed.
- Step 108 may be realized through an LVDS encoder. That is, the encoder outputs an output video of the corresponding display window to the display window in a way of a serial bit rate, such as parallel to serial processing is performed in a way of 10:1. In this way, the bit rate of the LVDS is 10 times of the output clock frequency of the display window. If Po is the pixel clock of the display window of 75Mhz, the bit rate of the LVDS reaches 750Mbps. Since the LVDS is a low voltage differential transmission, the features of high transmission bit rate, small power consumption, high reliability and less transmission pins may be realized.
- the command signal includes a preset abscissa and a preset ordinate
- the processed video control signal is generated according to a field synchronization signal, a line synchronization signal, a blanking synchronization signal and a blanking masking signal, and a digital signal of the original video image is corrected according to the processed video control signal to acquire the processed video image.
- the command signal includes the preset abscissa and the preset ordinate, wherein after the command signal input by the user is received, the step of capturing the processed video image according to the preset size to acquire the video image corresponding to the display window of the preset size is realized in the following way: performing the pixel point computation according to the first formula to acquire the maximum number Ho of the horizontal pixel points of the display window of the preset size, capturing the horizontal pixel points with the maximum number of the display window of the preset size according to the preset abscissa to acquire the horizontal pixel points of the display window of the preset size; adopting the vertical longitudinal points of the resolution of the original video image as the vertical longitudinal pixel points of the display window of the preset size; and capturing the processed video image according to the horizontal pixel points and the vertical longitudinal pixel points of the display window of the preset size to acquire the video image corresponding to the display window of the preset size.
- Fig. 3 is a schematic diagram of a first horizontal picture where a display window outputs a video image according to an embodiment of the invention.
- Fig. 4 is a schematic diagram of a second horizontal picture where a display window outputs a video image according to an embodiment of the invention.
- Fig. 5 is a schematic diagram of a third horizontal picture where a display window outputs a video image according to an embodiment of the invention.
- Fig. 6 is a schematic diagram of a longitudinal screen picture where a display window outputs a video image according to an embodiment of the invention.
- Fig. 7 is a schematic diagram of a spliced screen where a display window outputs a video image according to an embodiment of the invention.
- all of the display windows in above Fig. 3 to Fig. 7 may be the display windows of the preset size, all of the input videos may be the video images processed by the first processing module 30.
- Ho is the maximum number of the pixel points output by the display window of the preset size
- Po is the fixed pixel clock frequency
- Pi is the pixel clock frequency of the input video (that is, the original video image in the above embodiment)
- Hit is the total number of line cycle clocks of the input image
- Hos is the spacing of effective pixels between two lines of the output video, that is, the time interval between the last effective pixel of the previous line and the first effective pixel of the next line of two adjacent lines (computed by the number of the pixel clock cycles).
- the bigger the fixed frequency Po is, the bigger of the size of the opened window is, but the stability of the system will be influenced.
- the fixed pixel clock frequency Po may be 75Mhz.
- the opened window of the preset size can output the horizontal pixel points of the resolution of the input video completely, that is, the horizontal width of the opened display window of the preset size is greater than the horizontal width of the original video image.
- the abscissa X of an initial position on the left top corner of the display window is set to be 0 by a user
- the first pixel displayed by the opened window is the first pixel point of the input video image (i.e., the original video image)
- the number of the horizontal pixel points of the opened window is greater than the number of the horizontal pixel points of the input image, the horizontal picture of the input image can be completely displayed.
- the image displayed in the opened window is one area of the input image, and the area is shifted through a set X coordinate. If the preset coordinate input by the user is (n1, 0), the processed video image is shifted by n1 coordinates to the right. If the preset coordinate input by the user is (n2, 0), the processed video image is shifted by n2 coordinates to the right.
- the maximum displayable number of the vertical longitudinal points of the display window of the preset size is the same as the number of the vertical points of the effective pixel of the actually input image. For example, for the image resolution of 1280*1024@60hz, the maximum number of the vertical points of the display window is 1024.
- the number of the vertical points of the display window is just the same as the number of the vertical points of the input image.
- the user may also choose the display of the image through adjusting the Y coordinate according to the embodiment shown in Fig. 6 , that is, the coordinate of the first pixel point of the first line and the first column of the output video image of the display window is set according to the preset coordinate (n, m) input by the user.
- the user may adjust the display area of the full-colour LED screen arbitrarily, and captures the image from the processed video image to obtain the best display image. Additionally, as shown in Fig. 7 , the user may also splice the high-resolution image through increasing the output of the display window. If the number of the horizontal pixel points of the processed video image is twice of the maximum number of the horizontal pixel points of the display window of the preset size, two display screens may be spliced for display.
- the preset coordinates of the two display screens of the user are respectively (0, 0) and (n, 0)
- the coordinate points (x1, y1) and (x2, y2) of the first pixel point of the first line of the two display screens are respectively (0, 0) and (n, 0)
- the field, line and blanking signals newly generated in the above step need to be adjusted.
- the counting operation needs to be performed by taking a new blanking synchronization signal as the clock, and the resetting operation is performed according to the new field synchronization jump and a corresponding blanking masking signal is generated.
- the masking signal is invalid, i.e., 0 for the count value of 0-14, while the masking signals are valid for the rest.
- the data from line 0-14 is shielded after being masked, at the same time, a field synchronization signal is shifted backwards by a time value of 15 blanking cycles to keep the same phase with the first blanking line data.
- the generation and operation of the new video control signal and the clock read by the memory may be realized at the set fixed pixel clock frequency.
- any area of the image may be displayed and spliced, and the requirement for actual application of the LED may be met flexibly, the signal transmission with the LED screen is realized at a fixed low transmission bit rate to ensure the reliability of the system.
- the step of adjusting the signal clock frequency of the original video image to acquire the processed video image may include: extracting an original line signal, an original field signal, an original blanking signal and an original blanking masking signal from a control signal of the original video image; performing the reset count for the original field signal at jump points of the original field signal by taking the original line signal as a clock to acquire a field synchronization signal; performing the reset count for the original line signal at the jump points of the original line signal by taking the fixed pixel clock frequency as the clock to acquire a line synchronization signal; performing the reset count for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal, by taking the line synchronization signal as the clock to acquire a blanking synchronization signal; performing the reset count for the original blanking masking signal at the jump points of the blanking synchronization signal by taking the blanking synchronization signal as the clock to acquire a blanking masking signal; and generating the processed video control signal according to the field
- the original line signal, the original field signal, the original blanking signal and the original blanking masking signal are extracted from the control signal of the original video image, and then the clock frequency computation is performed for a signal in the original video signal to generate a new control signal, and the processed video image is acquired according to the new control signal generated.
- the step of performing the clock frequency computation for the signal of the original video signal may be realized through the following steps: the reset count is performed for the original field signal at the jump points of the original field signal by taking the original line signal as the clock to acquire the field synchronization signal; the reset count is performed for the original line signal at the jump points of the original line signal by taking the fixed pixel clock frequency as the clock to acquire the line synchronization signal; the reset count is performed for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal, by taking the line synchronization signal as the clock to acquire the blanking synchronization signal; the reset count is performed for the original blanking masking signal at the jump points of the blanking synchronization signal by taking the blanking synchronization signal as the clock to acquire the blanking masking signal.
- the field signal output by the video takes the jump of the original field signal (i.e., the field signal in the control signal of the original video image) as a boundary, and the reset count is performed for the original field signal by taking the line signal as a clock.
- the original field signal i.e., the field signal in the control signal of the original video image
- the reset count is performed for the original field signal by taking the line signal as a clock.
- 0-n1 (0 to n1) is set to be the synchronization head of the field signal, and the electrical level of the field signal is low, and other count values are high, and a new field synchronization signal (i.e., the field synchronization signal in the above embodiment) is generated.
- the new line synchronization signal takes the jump of the original line signal (i.e., the line signal in the control signal of the original video image) as a boundary, and the reset count is performed for the new line synchronization signal by taking the output clock (i.e., the fixed clock frequency Po ) as a clock, wherein 0-m1 is set to be the line signal synchronization (that is, the electrical level of the line signal is low), other count values are high, and a new line synchronization signal (i.e., the line synchronization signal in the above embodiment) is generated. And for the new blanking synchronization signal, as shown in Fig.
- the new blanking synchronization signal is generated by taking the new line synchronization signal as the clock, and the synchronization head of the new blanking synchronization signal is greater than the synchronization head of the new line synchronization signal. Additionally, the new blanking synchronization signal is closely linked to the reading of the memory. Once the blanking signal is high, the memory reads and outputs the first data of the corresponding line of the display window of the preset size. If 0-m2 (m2>m1) is set to be low blanking signal, the pixel data of the memory is read from m2+1. During (m2+1)-m3, the blanking signal is high, i.e., it is the time of outputting the pixel data, and apart from this, the blanking signal becomes low.
- the method may further include: receiving the command signal input by the user and parsing the command signal to acquire the preset abscissa and the preset ordinate.
- the step may be realized through Step 206 in Fig. 10 : the command signal of the user is received and parsed, generally a command word is transmitted in a way of an SPI protocol, including a command keyword, a command address, and a command data.
- SPI protocol including a command keyword, a command address, and a command data.
- the command is parsed to be address, data and control signal in parallel which are transmitted to a corresponding processing module.
- the method may further include: detecting whether a data signal of the original video image is a DDR signal; and in a case where the data signal of the original video image is the DDR signal, adjusting a bit width of the data signal of the original video image to acquire an original video image signal of a clock single-edge transmission mode.
- the video data signal may be extracted from the original video image, and the data synchronization is performed for the video data signal, that is, the bit width is adjusted. If the video data signal is the DDR signal, the DDR double-edge input mode is adjusted to the clock single-edge output mode.
- the method may further include: performing Ping-Pong access operation for the processed video image by taking the signal clock frequency of the original video image as a storing clock and taking the blanking signal of the processed video image as a storing enable signal.
- the Ping-Pong access operation is performed for the processed video image.
- the step may be realized by using two memories the size of each of which is 2048bit (or 4096bit) through the following method: in a line cycle, one memory 1 stores a video image, and the other memory 2 reads the video image, and in a next line cycle, one memory 2 stores a video image, and the other memory 1 reads the video image. That is, above access operation is performed in turn.
- the line data is accessed incrementally orderly from the leftmost side to the rightmost side starting from the address 0 in the case that the address is progressively increased by starting from the address 0 according to the tick of the clock, wherein one pixel point data is accessed through each address.
- a selector may be used to switch the read memory for which the Ping-Pong operation is performed, that is, always switch to the read memory for outputting data of the read memory.
- the invention realizes the technical effects as follows: According to the method and device for processing the video image disclosed by the embodiment of the invention, new line, field and blanking synchronization signals are acquired through adjusting the clock frequency of an input image, and a new video image is acquired, and then, the corresponding capturing operation and outputting operation is performed according to the image display requirements of the user, so that the problem that the distortion of the displayed image is caused by scaling the video images to display the video images with different resolutions on the spliced screen in the prior art is solved, and the effect that video images with any resolution are reliably and stably displayed in the best display area range is realized.
- each of the mentioned modules or steps of the invention may be achieved by a universal computing device; the modules or steps may be focused on a single computing device, or distributed on the network formed by multiple computing devices.
- they may be implemented by a program code which may be executed by the computing device.
- the modules or steps may be stored in a storage device and executed by the computing device, or may be respectively manufactured as each integrated circuit module, or multiple modules or steps thereof may be manufactured as a single integrated circuit module, thus to be implemented.
- the invention is not limited to any particular hardware and software combination.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Computer Graphics (AREA)
- Controls And Circuits For Display Device (AREA)
- Transforming Electric Information Into Light Information (AREA)
Description
- The present invention relates to the image processing field, and in particular to a method and device for processing a video image.
- At present, a full-colour LED display is widely used for a spliced-type video display, that is, one-piece full-colour LED screen is formed by splicing a series of display modules with a fixed physical resolution. If the resolution of a single display module screen is n*m (that is, a display effective area has n columns of pixels and m lines of pixels), the display resolution of the one-piece full-colour LED screen is K*n columns of pixels and P*m lines of pixels, in the case that the one-piece full-colour LED display screen is formed by splicing K display module screens in a horizontal direction and P display module screens in a longitudinal direction. Moreover, different customers require different screen area, and the number of the spliced display modules of a full-colour LED screen is also unspecified. Therefore, any display area of which the resolution is not less than n*m may be formed. However, the effective resolution of the standard video signal is specified, such as 800*600, 1024*768, 1280*1024, and 1920*1080 or the like. If after a 1080P signal is decoded and decrypted via an HDMI signal, the effective pixel points thereof have 1920 points in the horizontal direction and 1080 points in the longitudinal direction, the video image requires the physical resolution 1920*1080 points of the display device of a terminal for the best display. However, for the display device in which the physical pixel does not reach 1920*1080, the displayed effective area thereof is a part of the image, but the physical pixel points in the full-colour LED display screen are not fixed for site application thereof. Especially, as per the display requirements for the physical points less than 1080P, there are different requirements for the area where the image is displayed, a difference between the video image and the full-colour LED display image is easily caused because the video image cannot be displayed pixel point by pixel point when the full-colour LED display is used for displaying the video image. Furthermore, for a video stream signal of the high resolution, since the pixel clock frequency of the image is too high, the LED display driving circuit suitable for Low Voltage Differential Signalling (LVDS) will suffer from receiving trouble. For example, excessive pixel clock frequency causes excessive transmission bit rate of the LVDS. When the temperature of the circuit rises and the circuit is interfered by noise, the receiving end of the LVDS is unstable, that is, the anti-interference capability becomes bad. Even in a case of a big resolution, such as 1600*1200 resolution, the clock frequency reaches 162.0Mhz, it cannot be realized to transmit video data through an LVDS protocol.
- In order to solve the above problems, in a case where the full-colour LED display displays any resolution, the image is scaled or expanded according to the size of the screen to fit the display of the LED screen. For example, the number of the physical pixel points of the screen is P*K, and the resolution of the image is M*N, so that the image with the resolution of M*N is scaled by P*K. In this way, although a full video screen may be displayed, the processing method increases the complexity of a front-end processing system, and increases the cost, and the image itself will suffer from loss after being processed, which reduces the quality of the image. Furthermore, at present, the technical method of network transmission adopted by the LED limits the data transmission rate of the screen, for example, the transmission rate of a transmission single port of Gbit Ethernet is far less than that in a way of low voltage differential transmission, which is harmful for transmission of high-definition image. Therefore, in order to transmit the high-definition image, multiple Ethernet transmission ports may be added for simultaneous transmission, which also increases the cost.
- From the foregoing, in the prior art, the video image is scaled to display video image with different resolutions on the spliced screen, which reduces the quality of the displayed image and makes the processing process complicated.
- Currently, no effective solution has been proposed for the problem that the distortion of the displayed image is caused by scaling the video images to display the video images with different resolutions on the spliced screen in the prior art.
US 2006/262223 A1 discloses a video scaler. - For the problem that the distortion of the displayed image is caused by scaling the video images to display the video images with different resolutions on the spliced screen in the related art, a method and device for processing a video image is provided, by which the above problem is solved.
- To this end, according to an aspect of the invention, a method for processing a video image is provided, which includes: receiving an original video image; adjusting a signal clock frequency of the original video image to acquire a processed video image; after a command signal input by a user is received, capturing the processed video image according to a preset size to acquire a video image corresponding to a display window of the preset size; and encoding the video image corresponding to the display window of the preset size to acquire an encoded video image. The command signal includes a preset abscissa and a preset ordinate, wherein, after the command signal input by the user is received, the step of capturing the processed video image according to the preset size to acquire the video image corresponding to the display window of the preset size includes: performing a pixel point computation according to a first formula to acquire the maximum number Ho of horizontal pixel points of the display window of the preset size, wherein the first formula is:
- Alternatively, the step of adjusting the signal clock frequency of the original video image to acquire the processed video image includes: extracting an original line signal, an original field signal, an original blanking signal and an original blanking masking signal from a control signal of the original video image; performing reset count for the original field signal at jump points of the original field signal by taking the original line signal as a clock to acquire a field synchronization signal; performing reset count for the original line signal at jump points of the original line signal by adopting the fixed pixel clock frequency as a clock to acquire a line synchronization signal; performing reset count for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal by taking the line synchronization signal as a clock to acquire a blanking synchronization signal; performing reset count for the original blanking masking signal at jump points of the blanking synchronization signal by taking the blanking synchronization signal as a clock to acquire a blanking masking signal; and generating the processed video control signal according to the field synchronization signal, the line synchronization signal, the blanking synchronization signal and the blanking masking signal, and acquiring the processed video image.
- Alternatively, after receiving the original video image, the method further includes: receiving the command signal input by the user and parsing the command signal to acquire the preset abscissa and the preset ordinate.
- Alternatively, before adjusting the signal clock frequency of the original video image to acquire the processed video image, the method further includes: detecting whether a data signal of the original video image is a DDR signal; and in a case where the data signal of the original video image is the DDR signal, adjusting a bit width of the data signal of the original video image to acquire an original video image of a clock single-edge transmission mode.
- Alternatively, after adjusting the signal clock frequency of the original video image to acquire the processed video image, the method further includes: performing a Ping-Pong access operation for on the processed video image by taking the signal clock frequency of the original video image as a storing clock and taking a blanking signal of the processed video image as a storing enable signal.
- To this end, according to an aspect of the invention, a device for processing a video image is provided, which includes: a receiving module, configured to receive an original video image; a first processing module, configured to adjust a signal clock frequency of the original video image to acquire a processed video image; a second processing module, configured to, after a command signal input by a user is received, capture the processed video image according to a preset size to acquire a video image corresponding to a display window of the preset size; and an encoding module, configured to encode the video image corresponding to the display window of the preset size to acquire an encoded video image. The command signal includes a preset abscissa and a preset ordinate, wherein the second processing module includes: a first computation module, configured to perform pixel point computation according to a first formula to acquire the maximum number Ho of horizontal pixel points of the display window of the preset size, wherein the first formula is:
- Alternatively, the first processing module includes: an extracting module, configured to extract an original line signal, an original field signal, an original blanking signal and an original blanking masking signal from a control signal of the original video image; a first counting module, configured to perform reset count for the original field signal at jump points of the original field signal by taking the original line signal as a clock to acquire a field synchronization signal; a second counting module, configured to perform reset count for the original line signal at jump points of the original line signal by taking the fixed pixel clock frequency as a clock to acquire a line synchronization signal; a third counting module, configured to perform reset count for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal, by taking the line synchronization signal as a clock to acquire a blanking synchronization signal; a fourth counting module, configured to perform reset count for the original blanking masking signal at jump points of the blanking synchronization signal by taking the blanking synchronization signal as a clock to acquire a blanking masking signal; and a fourth sub-processing module, configured to generate a control signal of the processed video image according to the field synchronization signal, the line synchronization signal, the blanking synchronization signal and the blanking masking signal, and acquire the processed video image.
- Alternatively, after the receiving module receives the original video image, the device further includes: a third processing module, configured to receive the command signal input by the user and parse the command signal to acquire the preset abscissa and the preset ordinate.
- Alternatively, before the first processing module adjusts the signal clock frequency of the original video image to acquire the processed video image, the device further includes: a detecting module, configured to detect whether a data signal of the original video image is a DDR signal; and a fourth processing module, configured to, in a case where the data signal of the original video image is the DDR signal, adjust a bit width of the data signal of the original video image to acquire an original video image signal of a clock single-edge transmission mode.
- Alternatively, after the first processing module adjusts the signal clock frequency of the original video image to acquire the processed video image, the device further includes: a reading module, configured to perform a Ping-Pong operation for the processed video image by taking the signal clock frequency of the original video image as a storing clock and taking the blanking signal of the processed video image as a storing enable signal.
- According to the method and device for processing the video image of the embodiment of the invention, new line, field and blanking synchronization signals are acquired through adjusting the clock frequency of an input image, and a new video image is acquired, and then, the corresponding capturing operation and outputting operation are performed according to the image display requirements of the user, so that the problem that the distortion of the displayed image is caused by scaling the video images to display the video images with different resolutions on the spliced screen in the prior art is solved, and the effect that video images with any resolution are reliably and stably displayed in the best display area range is realized.
- The accompanying drawings described herein serve to provide a further understanding of the invention, and constitute a part of this application. The schematic embodiments and the description of the schematic embodiments of the invention thereof serve to explain the invention rather than to limit the invention inappropriately. In the drawings:
-
Fig. 1 is a structural diagram of a device for processing a video image according to an embodiment of the invention; -
Fig. 2 is a detailed structural diagram of a device for processing a video image according to an embodiment of the invention; -
Fig. 3 is a schematic diagram of a first horizontal picture where a display window outputs a video image according to an embodiment of the invention; -
Fig. 4 is a schematic diagram of a second horizontal picture where a display window outputs a video image according to an embodiment of the invention; -
Fig. 5 is a schematic diagram of a third horizontal picture where a display window outputs a video image according to an embodiment of the invention; -
Fig. 6 is a schematic diagram of a longitudinal picture where a display window outputs a video image according to an embodiment of the invention; -
Fig. 7 is a schematic diagram of a spliced picture where a display window outputs a video image according to an embodiment of the invention; -
Fig. 8 is a schematic diagram of a waveform of counting process of a third counting module of a user according to an embodiment of the invention; -
Fig. 9 is a flowchart of a method for processing a video image according to an embodiment of the invention; and -
Fig. 10 is a flowchart of a method for processing a video image according to an embodiment shown inFig. 9 . - It should be noted that the embodiments of the application and the features of the embodiments may be combined with each other without any conflict. Hereinafter, the invention will be described in detail with reference to the accompanying drawings and in conjunction with the embodiments.
-
Fig. 1 is a structural diagram of a device for processing a video image according to an embodiment of the invention.Fig. 2 is a detailed structural diagram of a device for processing a video image according to an embodiment of the invention. - As shown in
Fig. 1 and Fig. 2 , the device includes: areceiving module 10, configured to receive an original video image; afirst processing module 30, configured to adjust a signal clock frequency of the original video image to acquire a processed video image; asecond processing module 50, configured to, after a command signal input by a user is received, capture the processed video image according to a preset size to acquire a video image corresponding to a display window of the preset size; and anencoding module 70, configured to encode the video image corresponding to the display window of the preset size to acquire an encoded video image. - According to the device for processing the video image of the embodiment of present application, the receiving module receives the input original video image, then the first processing module adjusts the signal clock frequency of the original video image to acquire the processed video image, the second processing module, after the command signal input by the user is received, captures the processed video image according to the preset size to acquire the video image corresponding to a display window of the preset size, and finally the encoding module encodes the video image corresponding to the display window of the preset size to acquire the encoded video image. According to the device for processing the video image of the embodiment of present application, a new video image is acquired through adjusting the clock frequency of the input image, and then, the corresponding capturing operation and outputting operation are performed according to the image display requirements of the user, so as to solve the problem that the distortion of the displayed image is caused by scaling the video images in order to display the video images of different resolutions on the spliced screen in the prior art, and the effect that video images of any resolution are reliably and stably displayed in the best display area range is realized.
- In the above embodiment, the
second processing module 50 opens the display window, and then defines and outputs the video image through setting pixel coordinates (for example, the abscissa is X, and the ordinate is Y) on the left top corner of the image display area, so as to realize the capture and the output of the processed video image, and the area sizes of the effective image display window opened are different depending on different resolutions of the input images (i.e., the original video image in the above embodiment). The display window of the preset size may be of the size of the display screen of the spliced full-colour LED display. - In the above embodiment, as shown in
Fig. 2 , theencoding module 70 may be implemented through an LVDS encoder, that is, the encoder outputs an output video of the corresponding display window to the display window in a way of a serial bit rate, such as parallel to serial processing is performed in a way of 10:1. In this way, the bit rate of the LVDS is 10 times of the output clock frequency of the display window. If Po is the pixel clock of the display window of 75Mhz, the bit rate of the LVDS reaches 750Mbps. Since the LVDS is a low voltage differential transmission, the features of high transmission bit rate, small power consumption, high reliability and less transmission pins may be realized. - According to the embodiment of the application, the command signal includes a preset abscissa and a preset ordinate, wherein the second processing module includes: a first computation module, configured to perform pixel point computation according to a first formula to acquire the maximum number Ho of the horizontal pixel points of the display window of the preset size, wherein the first formula is:
Fig. 2 . Specifically, the processed video control signal is generated according to a field synchronization signal, a line synchronization signal, a blanking synchronization signal and a blanking masking signal, and a digital signal of the original video image is corrected according to the processed video control signal to acquire the processed video image. - Specifically, the first computation module performs the pixel point computation according to the first formula to acquire the maximum number Ho of the horizontal pixel points of the display window of the preset size, then the first sub-processing module captures the horizontal pixel points with the maximum number of the display window of the preset size according to the preset abscissa to acquire horizontal pixel points of the display window of the preset size, and adopts the vertical longitudinal points of the resolution of the original video image as the vertical longitudinal pixel points of the display window of the preset size, and finally a third sub-processing module captures the processed video image according to the horizontal pixel points and the vertical longitudinal pixel points of the display window of the preset size acquired by the second sub-processing module to acquire the video image corresponding to the display window of the preset size.
- The first formula is:
-
Fig. 3 is a schematic diagram of a first horizontal picture where a display window outputs a video image according to an embodiment of the invention.Fig. 4 is a schematic diagram of a second horizontal picture where a display window outputs a video image according to an embodiment of the invention.Fig. 5 is a schematic diagram of a third horizontal picture where a display window outputs a video image according to an embodiment of the invention.Fig. 6 is a schematic diagram of a longitudinal picture where a display window outputs a video image according to an embodiment of the invention.Fig. 7 is a schematic diagram of a spliced screen where a display window outputs a video image according to an embodiment of the invention. In the above, all of the display windows in aboveFig. 3 to Fig. 7 may be the display windows of the preset size, all of the input videos may be the video images processed by thefirst processing module 30. - For example, by taking the resolution M*N of the input video image (i.e., the original video image) as an example, if the video data of the opened image display window is set to be output with fixed Po, the maximum number Ho of the horizontal effective pixel points of the opened display window can be
- In the above formula, Ho is the maximum number of the pixel points output by the display window of the preset size, Po is the fixed pixel clock frequency, Pi is the pixel clock frequency of the input video (that is, the original video image in the above embodiment), Hit is the total number of line cycle clocks of the input image, and Hos is the spacing of effective pixels between two lines of the output video, that is, the time interval between the last effective pixel of the previous line and the first effective pixel of the next line of two adjacent lines (computed by the number of the pixel clock cycles). The bigger the fixed frequency Po is, the bigger of the size of the opened window is, but the stability of the system will be influenced. In the embodiment, the fixed clock frequency Po may be 75Mhz.
- In the above embodiment, as shown in
Fig. 3 , if Po > Pi, the opened window of the preset size can output the horizontal pixel points of the resolution of the input video completely, that is, the horizontal width of the opened display window of the preset size is greater than the horizontal width of the original video image. Specifically, if the abscissa X of an initial position on the left top corner of the display window is set to be 0 by a user, the first pixel displayed by the opened window is the first pixel point of the input video image (i.e., the original video image), and if the number of the horizontal pixel points of the opened window is greater than the number of the horizontal pixel points of the input image, the horizontal picture of the input image can be completely displayed. - As shown in
Fig. 4 andFig. 5 , if the number of the horizontal points of the input image is greater than the number of the horizontal points of the opened window, the image displayed in the opened window is one area of the input image, and the area is shifted through a set X coordinate. If the preset coordinate input by the user is (n1, 0), the processed video image is shifted by n1 coordinates to the right. If the preset coordinate input by the user is (n2, 0), the processed video image is shifted by n2 coordinates to the right. - In the above embodiment of the application, the maximum displayable number of the vertical longitudinal points of the display window of the preset size is the same as the number of the vertical points of the effective pixel of the actually input image. For example, for the image resolution of 1280*1024@60hz, the maximum number of the vertical points of the display window is 1024. As shown in
Fig. 6 , when the Y coordinate set by the user is 0, the number of the vertical points of the display window is just the same as the number of the vertical points of the input image. However, since the actual applied number of the points of the full-colour LED screen may be unspecified, the user may also choose the display of the image through adjusting the Y coordinate according to the embodiment shown inFig. 6 , that is, the coordinate of the first pixel point of the first line and the first column of the output video image of the display window is set according to the preset coordinate (n, m) input by the user. - It can be seen from the above description that in the above embodiment of the application, the user may adjust the display area of the full-colour LED screen arbitrarily, and captures the image from the processed video image to obtain the best display image. Additionally, as shown in
Fig. 7 , the user may also splice the high-resolution image through increasing the output of the display window. If the number of the horizontal pixel points of the processed video image is twice of the maximum number of the horizontal pixel points of the display window of the preset size, two display screens may be spliced for display. If the preset coordinates of the two display screens of the user are respectively (0, 0) and (n, 0), the coordinate points (x1, y1) and (x2, y2) of the first pixel point of the first line of the two display screens are respectively (0, 0) and (n, 0), where n=x1+1, and m inFig. 7 may be 0. - For the set Y coordinate, the field, line and blanking signals newly generated in the above step need to be adjusted. If the set coordinate Y is 15, the counting operation needs to be performed by taking a new blanking synchronization signal as the clock, and the resetting operation is performed according to the new field synchronization jump and a corresponding blanking masking signal is generated. For example, the masking signal is invalid, i.e., 0 for the count value of 0-14, while the masking signals are valid for the rest. The data from line 0-14 is shielded after being masked, at the same time, a field synchronization signal is shifted backwards by a time value of 15 blanking cycles to keep the same phase with the first blanking line data.
- Additionally, the generation and operation of the new video control signal and the clock read by the memory may be realized in the case that the clock generator shown in
Fig. 2 is at the set fixed pixel clock frequency. - Through the above embodiment of the application, any area of the image may be displayed and spliced, and the requirement for actual application of the LED may be met flexibly, the signal transmission with the LED screen is realized at a fixed low transmission bit rate to ensure the reliability of the system.
- In the above embodiment of the invention, the first processing module 30 may include: an extracting module, configured to extract an original line signal, an original field signal, an original blanking signal and an original blanking masking signal from a control signal of the original video image; a first counting module, configured to perform reset count for the original field signal at jump points of the original field signal by taking the original line signal as the clock to acquire a field synchronization signal; a second counting module, configured to perform reset count for the original line signal at jump points of the original line signal by taking the fixed pixel clock frequency as the clock to acquire a line synchronization signal; a third counting module, configured to perform reset count for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal, by taking the line synchronization signal as the clock to acquire a blanking synchronization signal; a fourth counting module, configured to perform reset count for the original blanking masking signal at the jump points of the blanking synchronization signal by taking the blanking synchronization signal as the clock to acquire a blanking masking signal; and a fourth sub-processing module, configured to generate the control signal of the processed video image according to the field synchronization signal, the line synchronization signal, the blanking synchronization signal and the blanking masking signal, and acquire the processed video image.
- Specifically, the extracting module extracts the original line signal, the original field signal, the original blanking signal and the original blanking masking signal from the control signal of the original video image, and applies the above signals to the counting operation of the following modules. In the above, the first counting module performs reset count for the original field signal at the jump points of the original field signal by taking the original line signal as the clock to acquire the field synchronization signal. The second counting module performs reset count for the original line signal at the jump points of the original line signal by taking the fixed pixel clock frequency as the clock to acquire the line synchronization signal. The third counting module performs reset count for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal, by taking the line synchronization signal as the clock to acquire the blanking synchronization signal. The fourth counting module performs reset count for the original blanking masking signal at the jump points of the blanking synchronization signal by taking the blanking synchronization signal as the clock to acquire the blanking masking signal. After above modules perform above operation, the fourth sub-processing module generates the control signal of the processed video image according to the field synchronization signal, the line synchronization signal, the blanking synchronization signal and the blanking masking signal acquired by above modules, and acquires the processed video image.
-
Fig. 8 is a schematic diagram of a waveform of the counting process of the third counting module of a user according to an embodiment of the invention. - For example, the first counting module performs the clock frequency process for the control signal of the original video to generate the field synchronization signal. The field signal output by the video takes the jump of the original field signal (i.e., the field signal in the control signal of the original video image) as a boundary, and the reset count is performed for the original field signal by taking the line signal as a clock. During this counting, 0-n1 (0 to n1) is set to be the synchronization head of the field signal, and the electrical level of the field signal is low, and other count values are high, and a new field synchronization signal (i.e., the field synchronization signal in the above embodiment) is generated. The second counting module performs the clock frequency process for the control signal of the original video to generate the field synchronization signal. The new line synchronization signal takes the jump of the original line signal (i.e., the line signal in the control signal of the original video image) as a boundary, and the reset count is performed for the new line synchronization signal by taking the output clock (i.e., the fixed clock frequency Po) as a clock, wherein 0-m1 is set to be the line signal synchronization (that is, the electrical level of the line signal is low), other count values are high, and a new line synchronization signal (i.e., the line synchronization signal in the above embodiment) is generated. The third counting module performs the clock frequency process for the control signal of the original video to generate the field synchronization signal. As shown in
Fig. 8 , a new blanking synchronization signal is generated by taking the new line synchronization signal as the clock, and the synchronization head of the new blanking synchronization signal is greater than the synchronization head of the new line synchronization signal. Additionally, the new blanking synchronization signal is closely linked to the reading of the memory. Once the blanking signal is high, the memory reads and outputs the first data of the corresponding line of the display window of the preset size. For example, if 0-m2 (m2>m1) is set to be low blanking signal, the pixel data of the memory is read from m2+1. During (m2+1)-m3, the blanking signal is high, i.e., it is the time of outputting the pixel data, and apart from this, the blanking signal becomes low. - According to the above embodiment of the application, after the receiving
module 10 receives the original video image, the device may further include: a third processing module, configured to receive a command signal input by a user and parsing the command signal to acquire the preset abscissa and the preset ordinate. - Specifically, after the receiving module receives the original video image, the device may further include the third processing module, that is, a parsing processor of a coordinate of the display window shown in
Fig. 2 parses the command signal input by the user, and a command word(s) is generally transmitted in a way of an SPI protocol, wherein the command word includes a command keyword, a command address, and command data. Through the parsing operation of the SPI protocol, the command is parsed to be address, data and control signal in parallel which are transmitted to a corresponding processing module. - In the above embodiment of the application, before the
first processing module 30 adjusts the signal clock frequency of the original video image to acquire the processed video image, the device may further include: a detecting module, configured to detect whether a data signal of the original video image is a DDR signal; and a fourth processing module, configured to, in a case where the data signal of the original video image is the DDR signal, adjust a bit width of the data signal of the original video image to acquire an original video image of a clock single-edge transmission mode. - Specifically, the input video image (i.e., the original video image in the above embodiment) is received by the receiving module 10 (the function of the receiving module may be realized through a data receiver shown in
Fig. 2 ). In the above embodiment, after the receivingmodule 10 receives the original video image, the video data signal may be extracted from the original video image through the data receiver, and the data synchronization operation is performed for the video data signal, that is, the bit width is adjusted. If the video data signal is the DDR signal, the DDR double-edge input mode is adjusted to the clock single-edge output mode. Moreover, after thefirst processing module 30 adjusts the signal clock frequency of the original video image to acquire the processed video image, the video data signal acquired by the above module may be adjusted to acquire the processed video data. - Additionally, after the
first processing module 30 adjusts the signal clock frequency of the original video image to acquire the processed video image, the device may further include: a reading module, configured to perform Ping-Pong access operation for the processed video image by taking the signal clock frequency of the original video image as a storing clock and taking the blanking signal of the processed video image as a storing enable signal. - Specifically, after the
first processing module 30 adjusts the signal clock frequency of the original video image to acquire the processed video image, the reading module performs Ping-Pong access operation for the processed video image, wherein the reading module may be realized by using two memories the size of each of which is 2048bit (or 4096bit). Specifically, in one line cycle, onememory 1 stores a video image, and theother memory 2 reads the video image, and in a next line cycle, onememory 2 stores a video image, and theother memory 1 reads the video image. That is, above access operation is performed in turn. When the data is stored, by taking the original input clock as the storing clock and taking the blanking signal as the storing enable signal, the line data is accessed incrementally orderly from the leftmost side to the rightmost side starting from the address 0 in the case that the address is progressively increased by starting from the address 0 according to the tick of the clock, wherein one pixel point data is accessed through each address. - Additionally, before the
encoding module 70 encodes the video image corresponding to the display window of the preset size to acquire the encoded video image, the device may further include a selector, wherein the selector may switch the read memory for which the Ping-Pong operation is performed, that is, always switches to the read memory for outputting data of the read memory. -
Fig. 9 is a flowchart of a method for processing a video image according to an embodiment of the invention.Fig. 10 is a flowchart of a method for processing a video image according to an embodiment shown inFig. 9 . - As shown in
Fig. 9 and Fig. 10 , the method includes the following steps: - Step 102: an original video image is received.
- Step 104: a signal clock frequency of the original video image is adjusted to acquire a processed video image.
- Step 106: after a command signal input by a user is received, the processed video image is captured according to a preset size to acquire a video image corresponding to a display window of the preset size.
- Step 108: the video image corresponding to the display window of the preset size is encoded to acquire an encoded video image.
- According to the method for processing the video image of the embodiment of the application, the input original video image is received; then the signal clock frequency of the original video image is adjusted to acquire the processed video image; after the command signal input by the user is received, the processed video image is captured according to the preset size to acquire the video image corresponding to a display window of the preset size; and finally the video image corresponding to the display window of the preset size is encoded to acquire the encoded video image. According to the method for processing the video image of the embodiment of the application, a new video image is acquired through adjusting the clock frequency of the input image, and then the corresponding capturing operation and outputting operation are performed according to the image display requirements of the user, so that the problem is solved that the distortion of the displayed image is caused by scaling the images to display the images on the spliced screens in the case where the resolution or field frequency of the input videos are different in the prior art, and the effect that video images with any resolution are reliably and stably displayed in the best display area range is realized.
- Step 102 in the above embodiment may be realized by receiving the video image in Step 202 shown in
Fig. 10 . InStep 204, the original video image is processed and the processed video image is cached. Step 104 to Step 106 in the above embodiment may be realized inStep 204 inFig. 10 . Step 108 inFig. 9 may be realized through Step 208 inFig. 10 , wherein the video image is encoded in Step 208. Specifically,Step 106 may be realized by the following: the display window is opened, and then the video image is defined and output through setting pixel coordinates (for example, the abscissa is X, and the ordinate is Y) on the left top corner of the image display area to realize the capture and the output of the processed video image, and the area sizes of the effective image display window opened are different depending on different resolutions of the input images (i.e., the original video image in the above embodiment). The display window of the preset size may be of the size of the display screen of the spliced full-colour LED display. Additionally,Step 204 may also be performed afterStep 206 in which the command signal of the user is received and parsed. - In the above embodiment,
Step 108 may be realized through an LVDS encoder. That is, the encoder outputs an output video of the corresponding display window to the display window in a way of a serial bit rate, such as parallel to serial processing is performed in a way of 10:1. In this way, the bit rate of the LVDS is 10 times of the output clock frequency of the display window. If Po is the pixel clock of the display window of 75Mhz, the bit rate of the LVDS reaches 750Mbps. Since the LVDS is a low voltage differential transmission, the features of high transmission bit rate, small power consumption, high reliability and less transmission pins may be realized. - In the above embodiment of the application, the command signal includes a preset abscissa and a preset ordinate, wherein after the command signal input by the user is received, the step of capturing the processed video image according to the preset size to acquire the video image corresponding to the display window of the preset size includes: performing a pixel point computation according to a first formula to acquire the maximum number Ho of the horizontal pixel points of the display window of the preset size, wherein the first formula is:
- Specifically, the command signal includes the preset abscissa and the preset ordinate, wherein after the command signal input by the user is received, the step of capturing the processed video image according to the preset size to acquire the video image corresponding to the display window of the preset size is realized in the following way: performing the pixel point computation according to the first formula to acquire the maximum number Ho of the horizontal pixel points of the display window of the preset size, capturing the horizontal pixel points with the maximum number of the display window of the preset size according to the preset abscissa to acquire the horizontal pixel points of the display window of the preset size; adopting the vertical longitudinal points of the resolution of the original video image as the vertical longitudinal pixel points of the display window of the preset size; and capturing the processed video image according to the horizontal pixel points and the vertical longitudinal pixel points of the display window of the preset size to acquire the video image corresponding to the display window of the preset size. The first formula is:
-
Fig. 3 is a schematic diagram of a first horizontal picture where a display window outputs a video image according to an embodiment of the invention.Fig. 4 is a schematic diagram of a second horizontal picture where a display window outputs a video image according to an embodiment of the invention.Fig. 5 is a schematic diagram of a third horizontal picture where a display window outputs a video image according to an embodiment of the invention.Fig. 6 is a schematic diagram of a longitudinal screen picture where a display window outputs a video image according to an embodiment of the invention.Fig. 7 is a schematic diagram of a spliced screen where a display window outputs a video image according to an embodiment of the invention. In the above, all of the display windows in aboveFig. 3 to Fig. 7 may be the display windows of the preset size, all of the input videos may be the video images processed by thefirst processing module 30. - For example, by taking the resolution M*N of the input video image (i.e., the original video image) as an example, if the video data of the opened image display window is set to be output with fixed Po, the maximum number Ho of the horizontal effective pixel points of the opened display window can be
- In the above formula, Ho is the maximum number of the pixel points output by the display window of the preset size, Po is the fixed pixel clock frequency, Pi is the pixel clock frequency of the input video (that is, the original video image in the above embodiment), Hit is the total number of line cycle clocks of the input image, and Hos is the spacing of effective pixels between two lines of the output video, that is, the time interval between the last effective pixel of the previous line and the first effective pixel of the next line of two adjacent lines (computed by the number of the pixel clock cycles). In the above, the bigger the fixed frequency Po is, the bigger of the size of the opened window is, but the stability of the system will be influenced. In the embodiment, the fixed pixel clock frequency Po may be 75Mhz.
- In the above embodiment, as shown in
Fig. 3 , if Po > Pi, the opened window of the preset size can output the horizontal pixel points of the resolution of the input video completely, that is, the horizontal width of the opened display window of the preset size is greater than the horizontal width of the original video image. Specifically, if the abscissa X of an initial position on the left top corner of the display window is set to be 0 by a user, the first pixel displayed by the opened window is the first pixel point of the input video image (i.e., the original video image), and if the number of the horizontal pixel points of the opened window is greater than the number of the horizontal pixel points of the input image, the horizontal picture of the input image can be completely displayed. - As shown in
Fig. 4 andFig. 5 , if the number of the horizontal points of the input image is greater than the number of the horizontal points of the opened window, the image displayed in the opened window is one area of the input image, and the area is shifted through a set X coordinate. If the preset coordinate input by the user is (n1, 0), the processed video image is shifted by n1 coordinates to the right. If the preset coordinate input by the user is (n2, 0), the processed video image is shifted by n2 coordinates to the right. - In the above embodiment of the application, the maximum displayable number of the vertical longitudinal points of the display window of the preset size is the same as the number of the vertical points of the effective pixel of the actually input image. For example, for the image resolution of 1280*1024@60hz, the maximum number of the vertical points of the display window is 1024. As shown in
Fig. 6 , when the Y coordinate set by the user is 0, the number of the vertical points of the display window is just the same as the number of the vertical points of the input image. However, since the actual applied number of the points of the full-colour LED screen may be unspecified, the user may also choose the display of the image through adjusting the Y coordinate according to the embodiment shown inFig. 6 , that is, the coordinate of the first pixel point of the first line and the first column of the output video image of the display window is set according to the preset coordinate (n, m) input by the user. - It can be seen from the above description that in the above embodiment of the application, the user may adjust the display area of the full-colour LED screen arbitrarily, and captures the image from the processed video image to obtain the best display image. Additionally, as shown in
Fig. 7 , the user may also splice the high-resolution image through increasing the output of the display window. If the number of the horizontal pixel points of the processed video image is twice of the maximum number of the horizontal pixel points of the display window of the preset size, two display screens may be spliced for display. If the preset coordinates of the two display screens of the user are respectively (0, 0) and (n, 0), the coordinate points (x1, y1) and (x2, y2) of the first pixel point of the first line of the two display screens are respectively (0, 0) and (n, 0), where n=x1+1, and m inFig. 7 may be 0. - For the set Y coordinate, the field, line and blanking signals newly generated in the above step need to be adjusted. If the set coordinate Y is 15, the counting operation needs to be performed by taking a new blanking synchronization signal as the clock, and the resetting operation is performed according to the new field synchronization jump and a corresponding blanking masking signal is generated. For example, the masking signal is invalid, i.e., 0 for the count value of 0-14, while the masking signals are valid for the rest. The data from line 0-14 is shielded after being masked, at the same time, a field synchronization signal is shifted backwards by a time value of 15 blanking cycles to keep the same phase with the first blanking line data.
- Additionally, the generation and operation of the new video control signal and the clock read by the memory may be realized at the set fixed pixel clock frequency.
- Through the above embodiment of the application, any area of the image may be displayed and spliced, and the requirement for actual application of the LED may be met flexibly, the signal transmission with the LED screen is realized at a fixed low transmission bit rate to ensure the reliability of the system.
- In the above embodiment of the invention, the step of adjusting the signal clock frequency of the original video image to acquire the processed video image may include: extracting an original line signal, an original field signal, an original blanking signal and an original blanking masking signal from a control signal of the original video image; performing the reset count for the original field signal at jump points of the original field signal by taking the original line signal as a clock to acquire a field synchronization signal; performing the reset count for the original line signal at the jump points of the original line signal by taking the fixed pixel clock frequency as the clock to acquire a line synchronization signal; performing the reset count for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal, by taking the line synchronization signal as the clock to acquire a blanking synchronization signal; performing the reset count for the original blanking masking signal at the jump points of the blanking synchronization signal by taking the blanking synchronization signal as the clock to acquire a blanking masking signal; and generating the processed video control signal according to the field synchronization signal, the line synchronization signal, the blanking synchronization signal and the blanking masking signal, and acquiring the processed video image.
- Specifically, the original line signal, the original field signal, the original blanking signal and the original blanking masking signal are extracted from the control signal of the original video image, and then the clock frequency computation is performed for a signal in the original video signal to generate a new control signal, and the processed video image is acquired according to the new control signal generated. In the above, the step of performing the clock frequency computation for the signal of the original video signal may be realized through the following steps: the reset count is performed for the original field signal at the jump points of the original field signal by taking the original line signal as the clock to acquire the field synchronization signal; the reset count is performed for the original line signal at the jump points of the original line signal by taking the fixed pixel clock frequency as the clock to acquire the line synchronization signal; the reset count is performed for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal, by taking the line synchronization signal as the clock to acquire the blanking synchronization signal; the reset count is performed for the original blanking masking signal at the jump points of the blanking synchronization signal by taking the blanking synchronization signal as the clock to acquire the blanking masking signal.
- For example, the field signal output by the video takes the jump of the original field signal (i.e., the field signal in the control signal of the original video image) as a boundary, and the reset count is performed for the original field signal by taking the line signal as a clock. During this counting, 0-n1 (0 to n1) is set to be the synchronization head of the field signal, and the electrical level of the field signal is low, and other count values are high, and a new field synchronization signal (i.e., the field synchronization signal in the above embodiment) is generated. The new line synchronization signal takes the jump of the original line signal (i.e., the line signal in the control signal of the original video image) as a boundary, and the reset count is performed for the new line synchronization signal by taking the output clock (i.e., the fixed clock frequency Po) as a clock, wherein 0-m1 is set to be the line signal synchronization (that is, the electrical level of the line signal is low), other count values are high, and a new line synchronization signal (i.e., the line synchronization signal in the above embodiment) is generated. And for the new blanking synchronization signal, as shown in
Fig. 8 , the new blanking synchronization signal is generated by taking the new line synchronization signal as the clock, and the synchronization head of the new blanking synchronization signal is greater than the synchronization head of the new line synchronization signal. Additionally, the new blanking synchronization signal is closely linked to the reading of the memory. Once the blanking signal is high, the memory reads and outputs the first data of the corresponding line of the display window of the preset size. If 0-m2 (m2>m1) is set to be low blanking signal, the pixel data of the memory is read from m2+1. During (m2+1)-m3, the blanking signal is high, i.e., it is the time of outputting the pixel data, and apart from this, the blanking signal becomes low. - According to the above embodiment of the application, after the original video image is received, the method may further include: receiving the command signal input by the user and parsing the command signal to acquire the preset abscissa and the preset ordinate.
- Specifically, as shown in
Fig. 10 , the step may be realized throughStep 206 inFig. 10 : the command signal of the user is received and parsed, generally a command word is transmitted in a way of an SPI protocol, including a command keyword, a command address, and a command data. Through parsing by the SPI protocol, the command is parsed to be address, data and control signal in parallel which are transmitted to a corresponding processing module. - In the above embodiment of the application, before the signal clock frequency of the original video image is adjusted to acquire the processed video image, the method may further include: detecting whether a data signal of the original video image is a DDR signal; and in a case where the data signal of the original video image is the DDR signal, adjusting a bit width of the data signal of the original video image to acquire an original video image signal of a clock single-edge transmission mode.
- Specifically, above steps are finished in data caching and processing steps in
Fig. 10 , and after the input video image (i.e., the original video image) is received, the video data signal may be extracted from the original video image, and the data synchronization is performed for the video data signal, that is, the bit width is adjusted. If the video data signal is the DDR signal, the DDR double-edge input mode is adjusted to the clock single-edge output mode. - According to the above embodiment of the application, after the signal clock frequency of the original video image is adjusted to acquire the processed video image, the method may further include: performing Ping-Pong access operation for the processed video image by taking the signal clock frequency of the original video image as a storing clock and taking the blanking signal of the processed video image as a storing enable signal.
- Specifically, after the original video image is received, the Ping-Pong access operation is performed for the processed video image. Specifically, the step may be realized by using two memories the size of each of which is 2048bit (or 4096bit) through the following method: in a line cycle, one
memory 1 stores a video image, and theother memory 2 reads the video image, and in a next line cycle, onememory 2 stores a video image, and theother memory 1 reads the video image. That is, above access operation is performed in turn. When the data is stored, by taking the original input clock as the storing clock and taking the blanking signal as the storing enable signal, the line data is accessed incrementally orderly from the leftmost side to the rightmost side starting from the address 0 in the case that the address is progressively increased by starting from the address 0 according to the tick of the clock, wherein one pixel point data is accessed through each address. - Additionally, in the method, a selector may be used to switch the read memory for which the Ping-Pong operation is performed, that is, always switch to the read memory for outputting data of the read memory.
- It should be noted that the steps shown in the flowcharts of the drawings may be executed in a computer system having a group of computer-executable instructions, and although a logic sequence is shown in the flowcharts, in some cases, the steps shown or described may be executed in an order different from here.
- It can be seen from the above description that the invention realizes the technical effects as follows: According to the method and device for processing the video image disclosed by the embodiment of the invention, new line, field and blanking synchronization signals are acquired through adjusting the clock frequency of an input image, and a new video image is acquired, and then, the corresponding capturing operation and outputting operation is performed according to the image display requirements of the user, so that the problem that the distortion of the displayed image is caused by scaling the video images to display the video images with different resolutions on the spliced screen in the prior art is solved, and the effect that video images with any resolution are reliably and stably displayed in the best display area range is realized.
- Obviously, those skilled in the art should understand that each of the mentioned modules or steps of the invention may be achieved by a universal computing device; the modules or steps may be focused on a single computing device, or distributed on the network formed by multiple computing devices. Optionally, they may be implemented by a program code which may be executed by the computing device. Thereby, the modules or steps may be stored in a storage device and executed by the computing device, or may be respectively manufactured as each integrated circuit module, or multiple modules or steps thereof may be manufactured as a single integrated circuit module, thus to be implemented. In this way, the invention is not limited to any particular hardware and software combination.
Claims (10)
- A method for processing a video image, comprising:receiving an original video image;adjusting a signal clock frequency of the original video image to acquire a processed video image;after a command signal input by a user is received, capturing the processed video image according to a preset size to acquire a video image corresponding to a display window of the preset size; andencoding the video image corresponding to the display window of the preset size to acquire an encoded video image,characterized in that the command signal comprises a preset abscissa and a preset ordinate, wherein after the command signal input by the user is received, the step of capturing the processed video image according to the preset size to acquire the video image corresponding to the display window of the preset size comprises:performing a pixel point computation according to a first formula to acquire the maximum number Ho of horizontal pixel points of the display window of the preset size, wherein the first formula is:wherein the Po is a fixed pixel clock frequency, the Pi is a pixel clock frequency of the original video image, the Hit is the total number of line cycle clocks of the original video image, and the Hos is a spacing of effective pixels between two lines of an output video;capturing the horizontal pixel points with the maximum number of the display window of the preset size according to the preset abscissa to acquire horizontal pixel points of the display window of the preset size;adopting vertical longitudinal points of a resolution of the original video image as vertical longitudinal pixel points of the display window of the preset size; andcapturing the processed video image according to the horizontal pixel points and the vertical longitudinal pixel point of the display window of the preset size to acquire the video image corresponding to the display window of the preset size.
- The method according to claim 1, characterized in that the step of adjusting the signal clock frequency of the original video image to acquire the processed video image comprises:extracting an original line signal, an original field signal, an original blanking signal and an original blanking masking signal from a control signal of the original video image;performing reset count for the original field signal at jump points of the original field signal by taking the original line signal as a clock to acquire a field synchronization signal;performing reset count for the original line signal at jump points of the original line signal by taking a fixed pixel clock frequency as a clock to acquire a line synchronization signal;performing reset count for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal by taking the line synchronization signal as a clock to acquire a blanking synchronization signal;performing reset count for the original blanking masking signal at jump points of the blanking synchronization signal by taking the blanking synchronization signal as a clock to acquire a blanking masking signal; andgenerating a processed video control signal according to the field synchronization signal, the line synchronization signal, the blanking synchronization signal and the blanking masking signal, and acquiring the processed video image.
- The method according to claim 1, characterized in that, after receiving the original video image, the method further comprises:
receiving the command signal input by the user and parsing the command signal to acquire the preset abscissa and the preset ordinate. - The method according to claim 1, characterized in that, before adjusting the signal clock frequency of the original video image to acquire the processed video image, the method further comprises:detecting whether a data signal of the original video image is a DDR signal; andin a case where the data signal of the original video image is the DDR signal, adjusting a bit width of the data signal of the original video image to acquire an original video image of a clock single-edge transmission mode.
- The method according to claim 1, characterized in that, after adjusting the signal clock frequency of the original video image to acquire the processed video image, the method further comprises:
performing a Ping-Pong access operation for the processed video image by taking the signal clock frequency of the original video image as a storing clock and taking a blanking signal of the processed video image as a storing enable signal. - A device for processing a video image, comprising:a receiving module, connected with a first processing module and configured to receive an original video image;the first processing module, connected with the receiving module and configured to adjust a signal clock frequency of the original video image to acquire a processed video image;a second processing module, connected with the first processing module and configured to, after a command signal input by a user is received, capture the processed video image according to a preset size to acquire a video image corresponding to a display window of the preset size; andan encoding module, connected with the second processing module and configured to encode the video image corresponding to the display window of the preset size to acquire an encoded video image;characterized in that the command signal comprises a preset abscissa and a preset ordinate, wherein the second processing module comprises:a first computation module, configured to perform pixel point computation according to a first formula to acquire the maximum number Ho of horizontal pixel points of the display window of the preset size, wherein the first formula is:where the Po is a fixed pixel clock frequency, the Pi is a pixel clock frequency of the original video image, the Hit is the total number of line cycle clocks of the original video image, and the Hos is a spacing of effective pixels between two lines of an output video;a first sub-processing module, configured to capture the horizontal pixel points with the maximum number of the display window of the preset size according to the preset abscissa to acquire horizontal pixel points of the display window of the preset size, and adopt vertical longitudinal points of a resolution of the original video image as vertical longitudinal pixel points of the display window of the preset size; anda second sub-processing module, configured to capture the processed video image according to the horizontal pixel points and the vertical longitudinal pixel points of the display window of the preset size to acquire the video image corresponding to the display window of the preset size.
- The device according to claim 6, characterized in that the first processing module comprises:an extracting module, configured to extract an original line signal, an original field signal, an original blanking signal and an original blanking masking signal from a control signal of the original video image;a first counting module, configured to perform reset count for the original field signal at jump points of the original field signal by taking the original line signal as a clock to acquire a field synchronization signal;a second counting module, configured to perform reset count for the original line signal at jump points of the original line signal by taking a fixed pixel clock frequency as a clock to acquire a line synchronization signal;a third counting module, configured to perform reset count for the original blanking signal at jump points which are moments greater than a synchronization head of the line synchronization signal, by taking the line synchronization signal as a clock to acquire a blanking synchronization signal;a fourth counting module, configured to perform reset count for the original blanking masking signal at jump points of the blanking synchronization signal by taking the blanking synchronization signal as a clock to acquire a blanking masking signal; anda fourth sub-processing module, configured to generate a control signal of the processed video image according to the field synchronization signal, the line synchronization signal, the blanking synchronization signal and the blanking masking signal, and acquire the processed video image.
- The device according to claim 6, characterized in that, after the receiving module receives the original video image, the device further comprises:
a third processing module, configured to receive the command signal input by the user and parse the command signal to acquire the preset abscissa and the preset ordinate. - The device according to claim 6, characterized in that, before the first processing module adjusts the signal clock frequency of the original video image to acquire the processed video image, the device further comprises:a detecting module, configured to detect whether a data signal of the original video image is a DDR signal; anda fourth processing module, configured to, in a case where the data signal of the original video image is the DDR signal, adjust a bit width of the data signal of the original video image to acquire an original video image signal of a clock single-edge transmission mode.
- The device according to claim 6, characterized in that, after the first processing module adjusts the signal clock frequency of the original video image to acquire the processed video image, the device further comprises:
a reading module, configured to perform a Ping-Pong access operation for the processed video image by taking the signal clock frequency of the original video image as a storing clock and taking the blanking signal of the processed video image as a storing enable signal.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210397678.9A CN102905056B (en) | 2012-10-18 | 2012-10-18 | Method of video image processing and device |
PCT/CN2013/076051 WO2014059791A1 (en) | 2012-10-18 | 2013-05-22 | Method and device for processing video image |
Publications (3)
Publication Number | Publication Date |
---|---|
EP2911381A1 EP2911381A1 (en) | 2015-08-26 |
EP2911381A4 EP2911381A4 (en) | 2016-01-13 |
EP2911381B1 true EP2911381B1 (en) | 2018-08-01 |
Family
ID=47577080
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP13847903.5A Active EP2911381B1 (en) | 2012-10-18 | 2013-05-22 | Method and device for processing video image |
Country Status (9)
Country | Link |
---|---|
US (1) | US9570036B2 (en) |
EP (1) | EP2911381B1 (en) |
JP (1) | JP2016502126A (en) |
KR (1) | KR101659346B1 (en) |
CN (1) | CN102905056B (en) |
CA (1) | CA2888926C (en) |
DK (1) | DK2911381T3 (en) |
ES (1) | ES2686728T3 (en) |
WO (1) | WO2014059791A1 (en) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102905056B (en) * | 2012-10-18 | 2015-09-02 | 利亚德光电股份有限公司 | Method of video image processing and device |
CN103871349B (en) * | 2014-03-31 | 2017-06-23 | 信利半导体有限公司 | A kind of data processing method and device for being applied to display |
CN103929610B (en) | 2014-04-23 | 2017-08-08 | 利亚德光电股份有限公司 | For the data processing method of LED television, device and LED television |
CN106470147B (en) * | 2015-08-18 | 2020-09-08 | 腾讯科技(深圳)有限公司 | Video sharing method and device and video playing method and device |
MY190923A (en) | 2015-07-27 | 2022-05-19 | Tencent Tech Shenzhen Co Ltd | Video sharing method and device, and video playing method and device |
KR102568911B1 (en) | 2016-11-25 | 2023-08-22 | 삼성디스플레이 주식회사 | Display device and method for driving the same |
CN106534972A (en) * | 2016-12-12 | 2017-03-22 | 广东威创视讯科技股份有限公司 | Method and device for nondestructive zoomed display of local video |
JP6541916B2 (en) * | 2017-03-09 | 2019-07-10 | 三菱電機株式会社 | Error correction device and error correction method |
CN107396023B (en) * | 2017-09-05 | 2019-11-15 | 成都德芯数字科技股份有限公司 | The processing method and device of data line blanking zone |
CN109062531B (en) * | 2018-08-15 | 2021-08-27 | 京东方科技集团股份有限公司 | Spliced screen, display method of spliced screen and display control device |
CN109348276B (en) * | 2018-11-08 | 2019-12-17 | 北京微播视界科技有限公司 | video picture adjusting method and device, computer equipment and storage medium |
CN111277823A (en) * | 2020-03-05 | 2020-06-12 | 公安部第三研究所 | System and method for audio and video synchronization test |
CN111698556B (en) * | 2020-06-30 | 2021-12-07 | 康佳集团股份有限公司 | 8K video processing system and method for Micro LED |
CN112109549B (en) * | 2020-08-25 | 2021-11-30 | 惠州华阳通用电子有限公司 | Instrument display method and system |
CN112492121B (en) * | 2020-12-09 | 2023-02-28 | 华东计算技术研究所(中国电子科技集团公司第三十二研究所) | Method and system for realizing image capture/network transmission and explicit verification platform |
CN112863700A (en) * | 2021-01-28 | 2021-05-28 | 青岛海信医疗设备股份有限公司 | Medical image cooperation method, device, equipment and computer storage medium |
CN114286162A (en) * | 2021-11-26 | 2022-04-05 | 利亚德光电股份有限公司 | Display processing method and device, storage medium, processor and display equipment |
CN114245029B (en) * | 2021-12-20 | 2023-08-01 | 北京镁伽科技有限公司 | FPGA-based data stream processing method and device and PG equipment |
CN114387430B (en) * | 2022-01-11 | 2024-05-28 | 平安科技(深圳)有限公司 | Image description generation method, device, equipment and medium based on artificial intelligence |
CN114449178A (en) * | 2022-02-17 | 2022-05-06 | 苏州华兴源创科技股份有限公司 | Video signal transmission control method and video signal transmission system |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060262223A1 (en) * | 2005-05-23 | 2006-11-23 | Samsung Electronics Co., Ltd. | Video scalers having reduced output memory and methods for selecting output memory size |
Family Cites Families (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2673386B2 (en) * | 1990-09-29 | 1997-11-05 | シャープ株式会社 | Video display |
KR100207315B1 (en) * | 1996-06-28 | 1999-07-15 | 윤종용 | Plate display device |
US7148909B2 (en) * | 1998-05-27 | 2006-12-12 | Canon Kabushiki Kaisha | Image display system capable of displaying and scaling images on plurality of image sources and display control method therefor |
JP2000056729A (en) * | 1998-08-05 | 2000-02-25 | Matsushita Electric Ind Co Ltd | Automatic display width adjusting circuit |
US6356134B1 (en) * | 2000-03-21 | 2002-03-12 | International Business Machines Corporation | Universal clock generator circuit and adjustment method for providing a plurality of clock frequencies |
JP4040826B2 (en) * | 2000-06-23 | 2008-01-30 | 株式会社東芝 | Image processing method and image display system |
JP3781959B2 (en) * | 2000-09-29 | 2006-06-07 | Necディスプレイソリューションズ株式会社 | Image display device |
US6864894B1 (en) * | 2000-11-17 | 2005-03-08 | Hewlett-Packard Development Company, L.P. | Single logical screen system and method for rendering graphical data |
KR100469422B1 (en) * | 2002-04-08 | 2005-02-02 | 엘지전자 주식회사 | Method for browsing thumbnail image of mobile communication terminal |
US7087473B2 (en) * | 2003-06-13 | 2006-08-08 | Matsushita Electric Industrial Co., Ltd. | Method of forming conventional complementary MOS transistors and complementary heterojunction MOS transistors on common substrate |
US7307669B2 (en) * | 2003-06-24 | 2007-12-11 | Broadcom Corporation | System, method, and apparatus for displaying streams with dynamically changing formats |
US7483058B1 (en) * | 2003-08-04 | 2009-01-27 | Pixim, Inc. | Video imaging system including a digital image sensor and a digital signal processor |
US7940877B1 (en) * | 2003-11-26 | 2011-05-10 | Altera Corporation | Signal edge detection circuitry and methods |
US7239355B2 (en) * | 2004-05-17 | 2007-07-03 | Mstar Semiconductor, Inc. | Method of frame synchronization when scaling video and video scaling apparatus thereof |
JP4545510B2 (en) | 2004-07-30 | 2010-09-15 | パナソニック株式会社 | Synchronous tracking device |
US7359007B2 (en) * | 2004-10-12 | 2008-04-15 | Mediatek Inc. | System for format conversion using clock adjuster and method of the same |
KR100609056B1 (en) * | 2004-12-01 | 2006-08-09 | 삼성전자주식회사 | Display Apparatus And Control Method Thereof |
US7342838B1 (en) * | 2005-06-24 | 2008-03-11 | Lattice Semiconductor Corporation | Programmable logic device with a double data rate SDRAM interface |
JP4617239B2 (en) * | 2005-10-27 | 2011-01-19 | Okiセミコンダクタ株式会社 | Image conversion circuit |
US7956856B2 (en) * | 2007-02-15 | 2011-06-07 | Parade Technologies, Ltd. | Method and apparatus of generating or reconstructing display streams in video interface systems |
KR100953143B1 (en) * | 2007-05-21 | 2010-04-16 | 닛뽕빅터 가부시키가이샤 | Image signal display apparatus and image signal display method |
JP4363464B2 (en) * | 2007-06-22 | 2009-11-11 | ソニー株式会社 | Video signal processing apparatus and video signal processing method |
CN101378483A (en) * | 2007-08-30 | 2009-03-04 | 深圳市九洲光电子有限公司 | Digital high clear display control device and method |
US20090086089A1 (en) * | 2007-09-27 | 2009-04-02 | Takayuki Matsui | Video/audio output apparatus |
US9438844B2 (en) * | 2008-04-08 | 2016-09-06 | Imagine Communications Corp. | Video multiviewer system using direct memory access (DMA) registers and block RAM |
US8830339B2 (en) * | 2009-04-15 | 2014-09-09 | Qualcomm Incorporated | Auto-triggered fast frame rate digital video recording |
CN101547378B (en) * | 2009-05-08 | 2011-01-19 | 四川长虹电器股份有限公司 | Method for improving liquid crystal television definition |
US8218940B2 (en) * | 2009-08-28 | 2012-07-10 | Dell Products, Lp | System and method for managing multiple independent graphics sources in an information handling system |
JP2011158804A (en) * | 2010-02-03 | 2011-08-18 | Canon Inc | Image display apparatus and method of controlling the same |
CN101814269A (en) * | 2010-04-16 | 2010-08-25 | 深圳市创凯电子有限公司 | Method and device for simultaneously displaying multiple images in real time on full color LED dot matrix |
KR101320075B1 (en) * | 2010-06-18 | 2013-10-18 | 엘지디스플레이 주식회사 | Method for recovering a pixel clock based international displayport interface and display device using the same |
US8619932B2 (en) * | 2010-09-15 | 2013-12-31 | Mediatek Inc. | Signal transmission system with clock signal generator configured for generating clock signal having stepwise/smooth frequency transition and related signal transmission method thereof |
JPWO2012111120A1 (en) * | 2011-02-17 | 2014-07-03 | Necディスプレイソリューションズ株式会社 | Image display apparatus and clock frequency adjusting method thereof |
CN102075721B (en) * | 2011-03-01 | 2012-10-03 | 利亚德光电股份有限公司 | Data stream conversion method and device, and flat panel display |
CN202018807U (en) * | 2011-03-01 | 2011-10-26 | 利亚德光电股份有限公司 | Data stream conversion device and flat-panel display |
US20120256962A1 (en) * | 2011-04-07 | 2012-10-11 | Himax Media Solutions, Inc. | Video Processing Apparatus and Method for Extending the Vertical Blanking Interval |
US20120307141A1 (en) * | 2011-06-06 | 2012-12-06 | Apple Inc. | Frame retiming for mirror mode |
CN109089064B (en) * | 2011-06-30 | 2021-01-05 | 埃科360公司 | Apparatus and method for processing media signal |
US9165537B2 (en) * | 2011-07-18 | 2015-10-20 | Nvidia Corporation | Method and apparatus for performing burst refresh of a self-refreshing display device |
US10319333B2 (en) * | 2012-09-26 | 2019-06-11 | Apple Inc. | Refresh rate matching for displays |
US9203671B2 (en) * | 2012-10-10 | 2015-12-01 | Altera Corporation | 3D memory based address generator for computationally efficient architectures |
CN102905056B (en) * | 2012-10-18 | 2015-09-02 | 利亚德光电股份有限公司 | Method of video image processing and device |
-
2012
- 2012-10-18 CN CN201210397678.9A patent/CN102905056B/en active Active
-
2013
- 2013-05-22 WO PCT/CN2013/076051 patent/WO2014059791A1/en active Application Filing
- 2013-05-22 US US14/436,759 patent/US9570036B2/en active Active
- 2013-05-22 CA CA2888926A patent/CA2888926C/en active Active
- 2013-05-22 DK DK13847903.5T patent/DK2911381T3/en active
- 2013-05-22 JP JP2015537112A patent/JP2016502126A/en active Pending
- 2013-05-22 EP EP13847903.5A patent/EP2911381B1/en active Active
- 2013-05-22 KR KR1020157012983A patent/KR101659346B1/en active IP Right Grant
- 2013-05-22 ES ES13847903.5T patent/ES2686728T3/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060262223A1 (en) * | 2005-05-23 | 2006-11-23 | Samsung Electronics Co., Ltd. | Video scalers having reduced output memory and methods for selecting output memory size |
Also Published As
Publication number | Publication date |
---|---|
KR20150079701A (en) | 2015-07-08 |
JP2016502126A (en) | 2016-01-21 |
US9570036B2 (en) | 2017-02-14 |
EP2911381A4 (en) | 2016-01-13 |
WO2014059791A1 (en) | 2014-04-24 |
US20150294640A1 (en) | 2015-10-15 |
DK2911381T3 (en) | 2018-11-12 |
CN102905056A (en) | 2013-01-30 |
EP2911381A1 (en) | 2015-08-26 |
CA2888926A1 (en) | 2014-04-24 |
ES2686728T3 (en) | 2018-10-19 |
CA2888926C (en) | 2018-05-01 |
KR101659346B1 (en) | 2016-09-23 |
CN102905056B (en) | 2015-09-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2911381B1 (en) | Method and device for processing video image | |
WO2016107496A1 (en) | Video frame processing method, video processing chip, motion estimation and motion compensation chip | |
US20150002739A1 (en) | Image display system and image processing method capable of supporting uhd video/image data display | |
US9762814B2 (en) | Data processing method and device for LED televison, and LED television | |
CN105264885B (en) | Signal output device, signal output method, and image display device | |
US9288418B2 (en) | Video signal transmitter apparatus and receiver apparatus using uncompressed transmission system of video signal | |
CN113055675A (en) | Image transmission method and device and video processing equipment | |
TWI433090B (en) | A method for handling image data transfer in a display driver and display system | |
US9888223B2 (en) | Display processing system, display processing method, and electronic device | |
US10148934B2 (en) | Image process apparatus and image process method | |
US10257439B2 (en) | Semiconductor device, video display system and video signal output method | |
WO2016196138A1 (en) | Communication of sideband data for videos | |
CN111510772A (en) | Method, device, equipment and storage medium for balancing video frame rate error | |
CN110557581A (en) | system for converting multiple interfaces into multiple interfaces under ultrahigh definition resolution and compatible method thereof | |
US20160057436A1 (en) | Video processing apparatus and video display apparatus | |
CN111133741B (en) | Video signal synchronization method, device and system for splicing wall | |
JP5551998B2 (en) | Image signal generator | |
CN110677553B (en) | Method, device, system and equipment for synchronously displaying signals of splicing wall | |
CN107995452B (en) | Double-screen synchronous display method | |
CN109451202A (en) | A kind of video image generative circuit and method | |
JP2017037321A (en) | Image processing apparatus, control method of the same, and image display device | |
CN117255164A (en) | Data processing method, device, electronic equipment and readable storage medium | |
KR20150145346A (en) | Jitter removing device for a multivision system based on regenerated clock signal, and Method thereof | |
JP2013205759A (en) | Image processing apparatus, control method of the same, and image display device | |
JP2013038706A (en) | Video processing device, video processing method, and computer program |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20150505 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G09G 5/00 20060101ALI20151203BHEP Ipc: G09G 3/32 20060101ALI20151203BHEP Ipc: H04N 5/14 20060101AFI20151203BHEP |
|
RA4 | Supplementary search report drawn up and despatched (corrected) |
Effective date: 20151210 |
|
DAX | Request for extension of the european patent (deleted) | ||
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20170915 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20180111 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 1025721 Country of ref document: AT Kind code of ref document: T Effective date: 20180815 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602013041359 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: NV Representative=s name: ROSENICH PAUL; KUENSCH JOACHIM PATENTBUERO PAU, LI |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: FP |
|
REG | Reference to a national code |
Ref country code: SE Ref legal event code: TRGR |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2686728 Country of ref document: ES Kind code of ref document: T3 Effective date: 20181019 |
|
REG | Reference to a national code |
Ref country code: DK Ref legal event code: T3 Effective date: 20181106 |
|
REG | Reference to a national code |
Ref country code: NO Ref legal event code: T2 Effective date: 20180801 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
REG | Reference to a national code |
Ref country code: SK Ref legal event code: T3 Ref document number: E 28482 Country of ref document: SK |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181101 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181201 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181102 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602013041359 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20190503 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 602013041359 Country of ref document: DE Representative=s name: 2K PATENT- UND RECHTSANWAELTE PARTNERSCHAFT MB, DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190522 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190522 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181201 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FI Payment date: 20200511 Year of fee payment: 8 Ref country code: CH Payment date: 20200515 Year of fee payment: 8 Ref country code: DK Payment date: 20200512 Year of fee payment: 8 Ref country code: NO Payment date: 20200511 Year of fee payment: 8 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: BE Payment date: 20200515 Year of fee payment: 8 Ref country code: SE Payment date: 20200512 Year of fee payment: 8 Ref country code: IT Payment date: 20200512 Year of fee payment: 8 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: AT Payment date: 20200511 Year of fee payment: 8 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PCAR Free format text: NEW ADDRESS: ROTENBODENSTRASSE 12, 9497 TRIESENBERG (LI) |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20130522 Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 |
|
REG | Reference to a national code |
Ref country code: FI Ref legal event code: MAE |
|
REG | Reference to a national code |
Ref country code: DK Ref legal event code: EBP Effective date: 20210531 |
|
REG | Reference to a national code |
Ref country code: NO Ref legal event code: MMEP |
|
REG | Reference to a national code |
Ref country code: SE Ref legal event code: EUG |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MM01 Ref document number: 1025721 Country of ref document: AT Kind code of ref document: T Effective date: 20210522 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210523 Ref country code: NO Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210531 Ref country code: FI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210522 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210531 Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210522 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210531 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20210531 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210531 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180801 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210531 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: UEP Ref document number: 1025721 Country of ref document: AT Kind code of ref document: T Effective date: 20180801 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200522 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230611 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20230517 Year of fee payment: 11 Ref country code: ES Payment date: 20230621 Year of fee payment: 11 Ref country code: DE Payment date: 20230519 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: SK Payment date: 20230517 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20230522 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 20240522 Year of fee payment: 12 |