CN202018807U - Data stream conversion device and flat-panel display - Google Patents
Data stream conversion device and flat-panel display Download PDFInfo
- Publication number
- CN202018807U CN202018807U CN 201120052024 CN201120052024U CN202018807U CN 202018807 U CN202018807 U CN 202018807U CN 201120052024 CN201120052024 CN 201120052024 CN 201120052024 U CN201120052024 U CN 201120052024U CN 202018807 U CN202018807 U CN 202018807U
- Authority
- CN
- China
- Prior art keywords
- data stream
- interface
- video
- video device
- demoder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
Abstract
The utility model discloses a data stream conversion device and a flat-panel display. The data stream conversion device comprises a video equipment interface for receiving a first data stream, a decoder for processing the received first data stream to acquire a second data stream, a programmable array for encoding the second data stream to acquire a third data stream, and a flat-panel display interface for identifying and receiving the third data stream. As the programmable array is adopted to control the processing operation of the decoder on the first data stream in real time, the decoded video data stream is encoded to acquire a data stream which can be identified and applied by the flat-panel display interface at the same time, namely the decoded video data stream is converted into a digital video data stream in accordance with an interface transmission protocol. By the utility model, the circuit structure of the data stream conversion device is simplified, the cost is reduced and the flexibility of the circuit is enhanced.
Description
Technical field
The utility model relates to appliance field, in particular to a kind of data stream conversion equipment and flat-panel monitor.
Background technology
The video input interface major part of flat-panel monitor is the LVDS interface at present, when video equipment access flat-panel monitor is done the video demonstration, because the standard digital video interface of video equipment is the HDMI interface with LVDS interface different agreement, therefore, in this case, video equipment can't directly insert panel display apparatus and do the video demonstration, and therefore, the exploitation video-signal converting apparatus is necessary for flat-panel monitor.
Fig. 1 is the structural representation according to the data stream conversion equipment of correlation technique.Device comprises HDMI interface 1, demoder 2 as shown in Figure 1, MCU6, FPGA3, scrambler 4 and LVDS interface, can realize HDMI digital standard interface signal is converted to the LVDS protocol signal, thereby control LVDS interface can be discerned the video flowing that the HDMI interface receives.
As shown in Figure 1, the conversion plan of the prior art by MCU (Micro Control Unit) control between HDMI interface and the demoder communicate by letter, the HDMI interface is used for receiver, video stream, MCU realizes the read-write of demoder register and control in real time, demoder to the HDMI decoding video stream after input FPGA do the processing and the adjustment of video, FPGA output handles and adjusted video flowing enters the LVDS scrambler, video flowing is by LVDS encoder encodes and output, at this moment, video flowing is realized transporting to flat-panel monitor with the form of LVDS signaling protocol.
Because in the prior art, the real-time Communication for Power of demoder is realized by MCU with control, therefore, the chip cost of MCU and the complicacy of plate level design have been increased, the LVDS scrambler has increased the cost of encoder chip equally in addition, and the output form of LVDS protocol signal exports in proper order according to the protocol bits transmission of strictness, and dirigibility is relatively poor.
Realize complexity at the circuit interface of correlation technique at present, cost is higher, and the problem that the dirigibility of circuit is relatively poor does not propose effective solution at present as yet.
The utility model content
Realize complicated at the circuit interface of correlation technique, cost is higher, the problem that the dirigibility of circuit is relatively poor, do not propose effective problem as yet at present and propose the utility model, for this reason, fundamental purpose of the present utility model is to provide a kind of data stream conversion equipment and flat-panel monitor, to address the above problem.
To achieve these goals, according to one side of the present utility model, provide a kind of data stream conversion equipment, this data stream conversion equipment comprises: video device interface is used to receive first data stream; Demoder is used for first data stream that receives is handled, to obtain second data stream; The programmable array device is used for second data stream is encoded, to obtain the 3rd data stream; Panel display interface is used for identification and receives the 3rd data stream.
Further, device also comprises: the EDID storer, be connected with video device interface, and be used to preserve authorization information, under the effective situation of authorization information, video device interface begins to receive first data stream.
Further, device also comprises: module is set, is used to be provided with the priority of video device interface, the video device interface that priority is high receives first data stream.
Further, the electrifying timing sequence of programmable array device control demoder, after powering on, programmable array device and demoder instruct communication to start demoder; The programmable array device detects the duty of each video device interface, wherein, when any one video device interface is in open mode following time, closes other and is in video device interface under the unused state; When two and above video device interface are in open mode following time, select to open the high video device interface of priority, close other video device interface simultaneously.
Further, the programmable array device comprises: processing module is used to receive second data stream, and second data stream is adjusted processing; Coding module is used for according to the interface protocol of panel display interface second data stream of adjusting after handling being encoded, and generates the 3rd data stream.
Further, device also comprises: configuration module is used to dispose the output channel number of panel display interface and the outputs data bits in each passage monocycle; Output module is used to select any one or a plurality of output channel to export the 3rd data stream.
To achieve these goals, according to another aspect of the present utility model, provide a kind of flat-panel monitor, this flat-panel monitor comprises above-mentioned any one data stream conversion equipment.
To achieve these goals, according to another aspect of the present utility model, provide a kind of data-flow conversion method, this data-flow conversion method comprises: receive first data stream by video device interface; Demoder is handled first data stream that receives, to obtain second data stream; The programmable array device is encoded to second data stream, to obtain the 3rd data stream; Discern and receive the 3rd data stream by panel display interface.
Further, at demoder first data stream that receives is handled, to obtain before second data stream, method also comprises: the electrifying timing sequence of programmable array device control demoder; After powering on, programmable array device and demoder instruct communication to start demoder.
Further, before receiving first data stream by video device interface, method also comprises: the priority that video device interface is set; Select the high video device interface of priority to receive first data stream.
Further, the programmable array device detects the duty of each video device interface, wherein, when any one video device interface is in open mode following time, closes other and is in video device interface under the unused state; When two and above video device interface are in open mode following time, select to open the high video device interface of priority, close other video device interface simultaneously.
Further, the step that receives first data stream by video device interface comprises: read the authorization information in the EDID storer, wherein, the EDID storer is connected with video device interface; Judge whether authorization information is effective, wherein, under the effective situation of authorization information, video device interface begins to receive first data stream, otherwise, interrupt receiving first data stream.
Further, the programmable array device is encoded to second data stream, comprises with the step of obtaining the 3rd data stream: the programmable array device receives second data stream, and second data stream is adjusted processing; Interface protocol according to panel display interface is encoded to second data stream of adjusting after handling, and generates the 3rd data stream.
Further, after discerning and receive the 3rd data stream by panel display interface, method also comprises: the output channel number of configuration panel display interface and the outputs data bits in each passage monocycle; Select any one or a plurality of output channel to export the 3rd data stream.
By the utility model, adopt and receive first data stream by video device interface; Demoder is decoded to first data stream that receives, to obtain second data stream; The programmable array device is handled second data stream, to obtain the 3rd data stream; Discern and receive the 3rd data stream by panel display interface, control the processing operation that demoder is carried out first data stream in real time owing to adopt the programmable array device, and decoded video data stream encoded, obtain the data stream that the flat-panel screens interface can be discerned and use, promptly be converted to the several video data streams that meet this interface host-host protocol, the circuit interface that has solved correlation technique is realized complicated, cost is higher, the problem that the dirigibility of circuit is relatively poor, and then the circuit structure of realization reduced data stream conversion device, reduce cost, and improved the effect of the dirigibility of circuit.
Description of drawings
Accompanying drawing described herein is used to provide further understanding of the present utility model, constitutes the application's a part, and illustrative examples of the present utility model and explanation thereof are used to explain the utility model, do not constitute improper qualification of the present utility model.In the accompanying drawings:
Fig. 1 is the structural representation according to the data stream conversion equipment of correlation technique;
Fig. 2 is the structural representation according to the data stream conversion equipment of the utility model embodiment;
Fig. 3 is the structural representation according to the data stream conversion equipment of the utility model preferred embodiment; And
Fig. 4 is the process flow diagram according to the data-flow conversion method of the utility model embodiment.
Embodiment
Need to prove that under the situation of not conflicting, embodiment and the feature among the embodiment among the application can make up mutually.Describe the utility model below with reference to the accompanying drawings and in conjunction with the embodiments in detail.
Fig. 2 is the structural representation according to the data stream conversion equipment of the utility model embodiment; Fig. 3 is the structural representation according to the data stream conversion equipment of the utility model preferred embodiment.As shown in Figure 2, this device comprises: video device interface 10 is used to receive first data stream; Demoder 30 is used for first data stream that receives is handled, to obtain second data stream; Programmable array device 50 is used for second data stream is encoded, to obtain the 3rd data stream; Panel display interface 70 is used for identification and receives the 3rd data stream.Concrete, as shown in Figure 3, the video device interface 10 of this data stream conversion equipment can be the HDMI interface, panel display interface 70 can be the LVDS interface.
In the utility model the foregoing description, demoder 30 is decoded first data stream that video device interface 10 receives, this first data stream is the video data stream that video equipment (for example DVD) sends, by programmable array device 50 decoded video data stream is encoded then, obtain the data stream that the flat-panel screens interface can be discerned and use, promptly be converted to the several video data streams that meet this interface host-host protocol, realized the video data stream of digital-video equipment (standard interface of video equipment can be the HDMI interface) is applied to flat-panel monitor, adopted programmable array device 50 to finish the transfer process of video data stream in this process, solved the transfer problem of video display signal, simultaneously, because programmable array device 50 is simple in structure, cost is low, thereby reached the circuit structure of having simplified the data stream conversion equipment, reduce cost, and improved the effect of the dirigibility of circuit.In the said process, if first data stream that receives is a data encrypted stream, demoder 30 needed this data stream is decrypted before first data stream is decoded.
This data stream conversion equipment is compared with conventional device, at first on circuit structure, be optimized, wherein optimize and removed micro controller unit MCU, and the Low Voltage Differential Signal cell encoder, make the complexity of hardware circuit design reduce, and cost also greatly reduce.
As shown in Figure 3, the utility model the foregoing description device can also comprise: the EDID storer, be connected with video device interface 10, and be used to preserve authorization information, under the effective situation of authorization information, video device interface 10 begins to receive first data stream.By this embodiment as can be known, the content of EDID storer can be preset, content has comprised the video reception information of conversion equipment, be decoded as the HDMI1.3 version as HDMI, the best video resolution information that this equipment receives etc., after the HDMI interface of video equipment inserts device of the present utility model, at first read the authorization information of EDID storage, after authorization information is effective, begin to send video data stream, verify promptly whether this video device interface is the valid interface that allows this video data stream of transmission, if not, then with this interface forbidding, continue the authorization information in the EDID storer that other interface of checking connects then, up to finding satisfactory video device interface, thereby effectively controlled effective input of video data stream.Wherein, this EDID storer E2PROM that can be 256Kbit.
Device in the utility model the foregoing description can also comprise: module is set, is used to be provided with the priority of video device interface 10, the video device interface 10 that priority is high receives first data stream.This embodiment is by the priority of each video device interface in the setting device, be implemented under the situation that a plurality of interfaces meet transmission conditions, only select an interface transmitting video data stream, prevented the waste of interface resource, if and under the situation of a video device interface inefficacy in the transmission course, the interface that can also use other is as standby, so that the transmission of video data stream is unimpeded.
Preferably, above-mentioned each embodiment can also further be embodied as: programmable array device 50 can be controlled the electrifying timing sequence of demoder, and after powering on, programmable array device 50 is by instructing communication to start demoder 30 with demoder 30; Programmable array device 50 can detect the duty of each video device interface 10, wherein, when any one video device interface is in open mode following time, closes other and is in video device interface under the unused state; When two and above video device interface are in open mode following time, select to open the high video device interface of priority, close the video device interface of other priority simultaneously.
Concrete, when the board-level circuit of this device powers on,, then can use the process that works on power of FPGA control demoder 30 because demoder 30 has strict electrifying timing sequence requirement, need duplex feeding voltage 1.8V and 3.3V as demoder 30.And 1.8V voltage will load on demoder 30 to its power supply prior to 3.3V voltage, load in the power supply process of demoder 30 at two-way voltage, demoder 30 need be in reset mode, and at least behind the 200ns, just discharges reset pin to normal condition after power supply is stable.
Wherein, the programmable array device 50 among this embodiment can comprise: processing module is used to receive second data stream, and second data stream is adjusted processing; Coding module is used for according to the interface protocol of panel display interface 70 second data stream of adjusting after handling being encoded, and generates the 3rd data stream.
Data stream conversion equipment of the present utility model can also comprise: configuration module is used to dispose the output channel number of panel display interface 70 and the outputs data bits in each passage monocycle; Output module is used to select any one or a plurality of output channel to export the 3rd data stream.FPGA among this embodiment receives decoded data stream, for example after the video flowing RGB, can adjust and relevant processing the traffic bit preface of RGB, and the coding that carries out the LVDS agreement is exported, thereby make that the output of LVDS coding is flexibly, transmitted bit number under promptly can the flexible configuration single pixel clock, output channel number that also can flexible configuration LVDS.
There is the foregoing description as can be known, key point of the present utility model is the Circuits System framework that the HDMI vision signal converts the LVDS vision signal to, comprising field programmable logic array (FPLA) FPGA, FPGA is used to control the course of work of demoder 30, and the Content of Communication of the state of monitoring HDMI interface and demoder 30 and external video equipment, and real-time make corresponding processing.Field programmable logic array (FPLA) FPGA also comprises the adjustment of decoded vision signal RGB and the encoding process of LVDS.In addition, the decoder element in the device can be finished the deciphering and the decoding of HDMI video flowing, obtains rgb video signal.Can provide simultaneously the ROM (read-only memory) EEPROM unit of two electrically erasable programmables, the information that is used to store conversion equipment.
Fig. 4 is the process flow diagram according to the data-flow conversion method of the utility model embodiment.This method comprises the steps: as shown in Figure 4
Step S102 receives first data stream by the video device interface among Fig. 2 10.Wherein, this first data stream is a video data stream, and video device interface can be the HDMI interface.
Step S104 handles by first data stream that 30 pairs of the demoders among Fig. 2 receive, to obtain second data stream.
Step S106 encodes by 50 pairs second data stream of the programmable array device among Fig. 2, to obtain the 3rd data stream.
Step S108 discerns and receives the 3rd data stream by the panel display interface among Fig. 2 70, and wherein, panel display interface can be the LVDS interface.
In the utility model the foregoing description, demoder 30 is decoded first data stream that video device interface 10 receives, this first data stream is the video data stream that video equipment (for example DVD) sends, by programmable array device 50 decoded video data stream is encoded then, obtain the data stream that the flat-panel screens interface can be discerned and use, promptly be converted to the several video data streams that meet this interface host-host protocol, realized the video data stream of digital-video equipment (standard interface of video equipment can be the HDMI interface) is applied to flat-panel monitor, adopted programmable array device 50 to finish the transfer process of video data stream in this process, solved the transfer problem of video display signal, simultaneously, because programmable array device 50 is simple in structure, cost is low, thereby reached the circuit structure of having simplified the data stream conversion equipment, reduce cost, and improved the effect of the dirigibility of circuit.In the said process, if first data stream that receives is a data encrypted stream, demoder 30 needed this data stream is decrypted before first data stream is decoded.
In the utility model the foregoing description, decode in first data stream that 30 pairs of demoders receive, to obtain before second data stream, method can also comprise: the electrifying timing sequence of programmable array device 50 control demoders 30; After powering on, programmable array device 50 instructs communication to start demoder 30 with demoder.
Concrete, as Fig. 2 and 3 as can be known, the utility model overall technology embodiment is by the demoder 30 of HDMI, the E2PROM of single-chip microcomputer FPGA and two 256Kbit realizes, FPGA is a main processing controller, when board-level circuit powers on, because the demoder 30 of HDMI has strict electrifying timing sequence requirement, the process that works on power of FPGA control demoder 30 needs duplex feeding voltage 1.8V and 3.3V as demoder 30.And 1.8V voltage will load on demoder 30 to its power supply prior to 3.3V voltage, load in the power supply process of demoder 30 at two-way voltage, demoder 30 need be in reset mode, and at least behind the 200ns, just discharges reset pin to normal condition after power supply is stable.
Demoder 30 power on finish after, the work start-up course of FPGA control HDMI demoder 30, FPGA writes demoder 30 corresponding internal register values by the I2C agreement, by one by one orderly, and the value that progressively writes each register in strict accordance with the time interval, finish the initial work of demoder 30, demoder 30 is finished after the initialization in running order, and outside HDMI video interface can insert switching transposition of the present utility model and carry out the switching of vision signal.
Among the utility model embodiment, before receiving first data stream by video device interface 10, method can also comprise: the priority that video device interface 10 is set; Select the high video device interface of priority 10 to receive first data stream.This embodiment is by the priority of each video device interface in the setting device, is implemented under the situation that a plurality of interfaces meet transmission conditions, only selects an interface transmitting video data stream, prevented the waste of interface resource.
Preferably, programmable array device 50 can detect the duty of each video device interface 10, wherein, when any one video device interface 10 is in open mode following time, closes other and is in video device interface 10 under the unused state; When two and above video device interface 10 are in open mode following time, select to open the high video device interface of priority 10, close the video device interface of other priority simultaneously.
Concrete, in implementation process of the present utility model, the two-way HDMI interface that relates in the device is provided with priority, and these two interfaces can not use simultaneously in the process of data stream input, pattern that can only alternative, and have one tunnel priority higher, promptly two-way inserts HDMI video flowing interface simultaneously, and system can select priority higher H DMI interface receiving video data stream automatically.In this process, FPGA monitors the access operating position of two-way HDMI mouth in real time, when detecting certain road HDMI port incoming video signal, FPGA can start the register work of writing demoder 30 subsequently, close wherein one tunnel untapped HDMI port, if monitor two-way HDMI interface when using simultaneously, a road lower interface of priority (priority of video device interface can be provided with by FPGA) will be closed, monitor the Content of Communication of HDMI interface and EDID and HDMI interface and demoder 30 simultaneously, in case the communication error occurs, will the automatically reset duty of demoder 30 of FPGA.
In the utility model the foregoing description, the step that receives first data stream by video device interface 10 can comprise: read the authorization information in the EDID storer, wherein, the EDID storer is connected with video device interface 10; Judge whether authorization information is effective, wherein, under the effective situation of authorization information, video device interface 10 begins to receive first data stream, otherwise, interrupt receiving first data stream.By this embodiment as can be known, the content of EDID storer can be preset, after the HDMI of video equipment interface inserts device of the present utility model, at first read the authorization information of EDID storage, verify whether this video device interface is the valid interface that allows this video data stream of transmission, if not, then with this interface forbidding, continue the authorization information in the EDID storer that other interface of checking connects then, up to finding satisfactory video device interface, thereby effectively controlled effective input of video data stream.Wherein, this EDID storer E2PROM that can be 256Kbit.
Authorization information by after begin to send video flowing, 30 pairs of video data streams of demoder are decoded, in the process of decoding video stream, whether external video equipment constantly communicates by letter wrong with checking decoding and decrypting process by HDMI port and demoder, if wrong transmission with break of video stream.Therefore, the utility model aspect hardware circuit design can by increase triode as switch to prevent the error communications of external unit and demoder, after decoder functions is stablized, just open itself and the communicating by letter of external unit.
Preferably, 50 pairs second data stream of programmable array device are encoded, and can comprise with the step of obtaining the 3rd data stream: programmable array device 50 receives second data stream, and second data stream is adjusted processing; Interface protocol according to panel display interface 70 is encoded to second data stream of adjusting after handling, and generates the 3rd data stream.And after discerning and receive the 3rd data stream by panel display interface 70, method also comprises: the output channel number of configuration panel display interface 70 and the outputs data bits in each passage monocycle; Select any one or a plurality of output channel to export the 3rd data stream.
During concrete enforcement, FPGA carries out monitoring to be implemented in the automatic repair function under the circuit fluctuation of service state status, FPGA receives decoded second data stream, after being video flowing RGB, the traffic bit preface of RGB is adjusted and relevant processing, and second data stream carried out coding based on the LVDS agreement, with the 3rd data stream output that obtains, among this embodiment, FPGA realizes that the output of LVDS coding is flexibly, transmitted bit number under promptly can the flexible configuration single pixel clock, output channel number that also can flexible configuration LVDS.
Among above-mentioned each embodiment of the utility model, carry out the decoding and the decryption oprerations of the HDMI interface protocol of video equipment by single-chip microcomputer programmable array device (FPGA), and the signal encoding of LVDS consensus standard and transmission, can control simultaneously the course of work of demoder 30, and the Content of Communication of the state of monitoring HDMI interface and demoder 30 and external video equipment, and real-time make corresponding processing.Field programmable logic array (FPLA) FPGA also comprises the adjustment of decoded vision signal RGB and the encoding process of LVDS.Thereby realized reducing cost greatly, optimized circuit structure.
Need to prove, can in computer system, carry out in the step shown in the process flow diagram of accompanying drawing such as a set of computer-executable instructions, and, though there is shown logical order in flow process, but in some cases, can carry out step shown or that describe with the order that is different from herein.
To achieve these goals, according to another aspect of the present utility model, provide a kind of flat-panel monitor, this flat-panel monitor comprises above-mentioned any one data stream conversion equipment.
From above description, as can be seen, the utility model has been realized following technique effect: optimize circuit structure, more existing technical optimization has been removed micro controller unit, and the Low Voltage Differential Signal cell encoder, make the complexity of hardware circuit design reduce; Secondly, the cost of conversion equipment device greatly reduces; In addition, but realize that the passage of LVDS and the flexible configuration of serial data position make the dirigibility of circuit stronger.
Obviously, those skilled in the art should be understood that, above-mentioned each module of the present utility model or each step can realize with the general calculation device, they can concentrate on the single calculation element, perhaps be distributed on the network that a plurality of calculation element forms, alternatively, they can be realized with the executable program code of calculation element, thereby, they can be stored in the memory storage and carry out by calculation element, perhaps they are made into each integrated circuit modules respectively, perhaps a plurality of modules in them or step are made into the single integrated circuit module and realize.Like this, the utility model is not restricted to any specific hardware and software combination.
The above is a preferred embodiment of the present utility model only, is not limited to the utility model, and for a person skilled in the art, the utility model can have various changes and variation.All within spirit of the present utility model and principle, any modification of being done, be equal to replacement, improvement etc., all should be included within the protection domain of the present utility model.
Claims (8)
1. a data stream conversion equipment is characterized in that, comprising:
Video device interface is used to receive first data stream;
Demoder is used for described first data stream that receives is handled, to obtain second data stream;
The programmable array device is used for described second data stream is encoded, to obtain the 3rd data stream;
Panel display interface is used for identification and receives described the 3rd data stream.
2. device according to claim 1 is characterized in that, described device also comprises:
The EDID storer is connected with described video device interface, is used to preserve authorization information, and under the effective situation of described authorization information, described video device interface begins to receive described first data stream.
3. device according to claim 1 is characterized in that, described device also comprises: module is set, is used to be provided with the priority of described video device interface.
4. according to each described device among the claim 1-3, it is characterized in that,
Described programmable array device is controlled the electrifying timing sequence of described demoder, and after powering on, described programmable array device starts described demoder;
Described programmable array device detects the duty of each described video device interface, wherein, when any one described video device interface is in open mode following time, closes other and is in described video device interface under the unused state; When two and above described video device interface are in open mode following time, select to open the high described video device interface of priority.
5. device according to claim 1 is characterized in that, described programmable array device comprises:
Processing module is used to receive described second data stream, and described second data stream is adjusted processing;
Coding module is used for according to the interface protocol of described panel display interface described second data stream of adjusting after handling being encoded, and generates the 3rd data stream.
6. device according to claim 1 is characterized in that, described device also comprises:
Configuration module is used to dispose the output channel number of described panel display interface;
Output module is used to select any one or a plurality of described output channel to export described the 3rd data stream.
7. device according to claim 1 is characterized in that, described video device interface is the HDMI interface, and described panel display interface is the LVDS interface.
8. a flat-panel monitor is characterized in that, comprises each described data stream conversion equipment among the claim 1-7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201120052024 CN202018807U (en) | 2011-03-01 | 2011-03-01 | Data stream conversion device and flat-panel display |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201120052024 CN202018807U (en) | 2011-03-01 | 2011-03-01 | Data stream conversion device and flat-panel display |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202018807U true CN202018807U (en) | 2011-10-26 |
Family
ID=44812475
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201120052024 Expired - Lifetime CN202018807U (en) | 2011-03-01 | 2011-03-01 | Data stream conversion device and flat-panel display |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202018807U (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2911381A4 (en) * | 2012-10-18 | 2016-01-13 | Leyard Optoelectronic Co Ltd | Method and device for processing video image |
| CN105323149A (en) * | 2015-05-19 | 2016-02-10 | 洛阳德威机电科技有限公司 | Message transmission method and system |
| CN105812703A (en) * | 2016-03-17 | 2016-07-27 | 武汉精测电子技术股份有限公司 | Device and method for converting HDMI video signals into LVDS (Low-Voltage Differential Signaling) video signals |
| EP3082334A4 (en) * | 2014-04-23 | 2017-11-29 | Leyard Optoelectronic Co., Ltd | Data processing method and device for led television, and led television |
-
2011
- 2011-03-01 CN CN 201120052024 patent/CN202018807U/en not_active Expired - Lifetime
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2911381A4 (en) * | 2012-10-18 | 2016-01-13 | Leyard Optoelectronic Co Ltd | Method and device for processing video image |
| EP3082334A4 (en) * | 2014-04-23 | 2017-11-29 | Leyard Optoelectronic Co., Ltd | Data processing method and device for led television, and led television |
| CN105323149A (en) * | 2015-05-19 | 2016-02-10 | 洛阳德威机电科技有限公司 | Message transmission method and system |
| CN105812703A (en) * | 2016-03-17 | 2016-07-27 | 武汉精测电子技术股份有限公司 | Device and method for converting HDMI video signals into LVDS (Low-Voltage Differential Signaling) video signals |
| CN105812703B (en) * | 2016-03-17 | 2018-11-27 | 武汉精测电子集团股份有限公司 | HDMI video signal is converted into the device and method of LVDS vision signal |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2272251B1 (en) | Method, apparatus and system for pre-authentication and processing of data streams | |
| JP5797267B2 (en) | Mechanism for partial encryption of data stream | |
| CN102075721B (en) | Data stream conversion method and device, and flat panel display | |
| US8190786B2 (en) | Data receiver, data transmitter, and information processing method, and computer program | |
| CN103141066B (en) | Transmission circuit, reception circuit, transmission method, reception method, communication system and communication method therefor | |
| CN101527826B (en) | Video monitoring front-end system | |
| CN202018807U (en) | Data stream conversion device and flat-panel display | |
| US8359618B2 (en) | Communication apparatus | |
| EP2443826B1 (en) | Detection of encryption utilizing error detection for received data | |
| CN102740034A (en) | Transmission system and relay device | |
| US9191700B2 (en) | Encoding guard band data for transmission via a communications interface utilizing transition-minimized differential signaling (TMDS) coding | |
| KR20170126904A (en) | Farewell reset and restart method for coexistence of legacy and next generation devices over a shared multi-mode bus | |
| US8242940B2 (en) | Transitioning digital data processors between power savings and non-power savings modes | |
| CN103118257A (en) | Data transmission integrated interface in high-definition video format | |
| CN111770341A (en) | Safe transmission system based on HDMI data line | |
| CN102917250B (en) | Audio and video transmission method for digital media interface | |
| US8332518B2 (en) | Bidirectional communication protocol between a serializer and a deserializer | |
| CN106959910A (en) | Remote data management method and system | |
| CN102883110A (en) | Video signal switching matrix system and system main board and service daughter board thereof | |
| CN202395924U (en) | Conditional access system and digital integrated machine | |
| US10860503B2 (en) | Virtual pipe for connecting devices | |
| CN104717440A (en) | LED transmitting card cascade interface | |
| CN204314869U (en) | A kind of multichannel SMII signal is to the multiplex system of a road MII signal | |
| CN101783709A (en) | Single channel tuner condition receiving system | |
| CN201430647Y (en) | Digital TV signal processing circuit and digital TV set with same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: SHENZHEN LEYARD OPTO-ELECTRONIC CO., LTD. Free format text: FORMER OWNER: LEYARD PHOTOELECTRIC CO., LTD. Effective date: 20130530 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 100091 HAIDIAN, BEIJING TO: 518109 SHENZHEN, GUANGDONG PROVINCE |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20130530 Address after: 518109 Guangdong province Shenzhen city Baoan District Road, Dalang street, Hua Fan anda science and Technology Industrial Park, building four, the first two layer third East separator Patentee after: Shenzhen Leyard Optoelectronic Co., Ltd. Address before: 100091 Beijing, the Summer Palace, north of the north is red flag No. 9 West Street, Haidian District Patentee before: Leyard Photoelectric Co., Ltd. |
|
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20111026 |