EP1320123A1 - Procédé de fabrication d'un composant électronique incorporant un micro-composant inductif - Google Patents
Procédé de fabrication d'un composant électronique incorporant un micro-composant inductif Download PDFInfo
- Publication number
- EP1320123A1 EP1320123A1 EP02356232A EP02356232A EP1320123A1 EP 1320123 A1 EP1320123 A1 EP 1320123A1 EP 02356232 A EP02356232 A EP 02356232A EP 02356232 A EP02356232 A EP 02356232A EP 1320123 A1 EP1320123 A1 EP 1320123A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- copper
- substrate
- depositing
- turns
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 230000001939 inductive effect Effects 0.000 title claims abstract description 33
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 10
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 108
- 229910052802 copper Inorganic materials 0.000 claims abstract description 97
- 239000010949 copper Substances 0.000 claims abstract description 97
- 239000000758 substrate Substances 0.000 claims abstract description 68
- 238000000151 deposition Methods 0.000 claims abstract description 56
- 239000000463 material Substances 0.000 claims abstract description 45
- 230000004888 barrier function Effects 0.000 claims abstract description 35
- 239000011347 resin Substances 0.000 claims abstract description 30
- 229920005989 resin Polymers 0.000 claims abstract description 30
- 238000009792 diffusion process Methods 0.000 claims abstract description 28
- 229910052751 metal Inorganic materials 0.000 claims abstract description 23
- 239000002184 metal Substances 0.000 claims abstract description 23
- 238000005530 etching Methods 0.000 claims abstract description 21
- 238000011049 filling Methods 0.000 claims abstract description 5
- 238000000034 method Methods 0.000 claims description 60
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical group C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 claims description 27
- 230000008021 deposition Effects 0.000 claims description 26
- 239000000126 substance Substances 0.000 claims description 15
- 229910052804 chromium Inorganic materials 0.000 claims description 14
- 239000011651 chromium Substances 0.000 claims description 14
- 238000004140 cleaning Methods 0.000 claims description 13
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims description 10
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 10
- 238000005202 decontamination Methods 0.000 claims description 9
- 230000003588 decontaminative effect Effects 0.000 claims description 9
- 238000002161 passivation Methods 0.000 claims description 9
- 238000000137 annealing Methods 0.000 claims description 7
- 239000013078 crystal Substances 0.000 claims description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- 230000009972 noncorrosive effect Effects 0.000 claims description 5
- 239000011521 glass Substances 0.000 claims description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 4
- 229910052737 gold Inorganic materials 0.000 claims description 4
- 239000010931 gold Substances 0.000 claims description 4
- 229910052759 nickel Inorganic materials 0.000 claims description 4
- 239000010453 quartz Substances 0.000 claims description 4
- 229910052707 ruthenium Inorganic materials 0.000 claims description 4
- 239000010936 titanium Substances 0.000 claims description 4
- 229910052721 tungsten Inorganic materials 0.000 claims description 4
- 229910004298 SiO 2 Inorganic materials 0.000 claims description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 3
- 229910052702 rhenium Inorganic materials 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 claims description 3
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 3
- 229910052750 molybdenum Inorganic materials 0.000 claims description 2
- 229910052762 osmium Inorganic materials 0.000 claims description 2
- 230000000284 resting effect Effects 0.000 claims description 2
- 229910004166 TaN Inorganic materials 0.000 claims 1
- 230000000977 initiatory effect Effects 0.000 abstract 3
- 239000010410 layer Substances 0.000 description 134
- 230000008569 process Effects 0.000 description 21
- 239000000203 mixture Substances 0.000 description 8
- 239000004642 Polyimide Substances 0.000 description 7
- 229920001721 polyimide Polymers 0.000 description 7
- KFZMGEQAYNKOFK-UHFFFAOYSA-N Isopropanol Chemical compound CC(C)O KFZMGEQAYNKOFK-UHFFFAOYSA-N 0.000 description 6
- 238000001459 lithography Methods 0.000 description 5
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 4
- QRUDEWIWKLJBPS-UHFFFAOYSA-N benzotriazole Chemical compound C1=CC=C2N[N][N]C2=C1 QRUDEWIWKLJBPS-UHFFFAOYSA-N 0.000 description 4
- 239000012964 benzotriazole Substances 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 230000007797 corrosion Effects 0.000 description 4
- 238000005260 corrosion Methods 0.000 description 4
- 238000013508 migration Methods 0.000 description 4
- 230000005012 migration Effects 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 238000005507 spraying Methods 0.000 description 4
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- -1 CuSO 4 : 5H 2 O Chemical class 0.000 description 3
- HEMHJVSKTPXQMS-UHFFFAOYSA-M Sodium hydroxide Chemical compound [OH-].[Na+] HEMHJVSKTPXQMS-UHFFFAOYSA-M 0.000 description 3
- 239000002253 acid Substances 0.000 description 3
- 239000003795 chemical substances by application Substances 0.000 description 3
- 150000001879 copper Chemical class 0.000 description 3
- 238000005868 electrolysis reaction Methods 0.000 description 3
- 239000004744 fabric Substances 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 239000002904 solvent Substances 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- AEMRFAOFKBGASW-UHFFFAOYSA-N Glycolic acid Chemical compound OCC(O)=O AEMRFAOFKBGASW-UHFFFAOYSA-N 0.000 description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 238000005299 abrasion Methods 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000013522 chelant Substances 0.000 description 2
- 150000001844 chromium Chemical class 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000001627 detrimental effect Effects 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000003792 electrolyte Substances 0.000 description 2
- 230000008030 elimination Effects 0.000 description 2
- 238000003379 elimination reaction Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000009472 formulation Methods 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 238000009499 grossing Methods 0.000 description 2
- 230000002401 inhibitory effect Effects 0.000 description 2
- 229960004592 isopropanol Drugs 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- 229910052684 Cerium Inorganic materials 0.000 description 1
- KRKNYBCHXYNGOX-UHFFFAOYSA-K Citrate Chemical compound [O-]C(=O)CC(O)(CC([O-])=O)C([O-])=O KRKNYBCHXYNGOX-UHFFFAOYSA-K 0.000 description 1
- QPLDLSVMHZLSFG-UHFFFAOYSA-N Copper oxide Chemical class [Cu]=O QPLDLSVMHZLSFG-UHFFFAOYSA-N 0.000 description 1
- JPVYNHNXODAKFH-UHFFFAOYSA-N Cu2+ Chemical compound [Cu+2] JPVYNHNXODAKFH-UHFFFAOYSA-N 0.000 description 1
- PJWWRFATQTVXHA-UHFFFAOYSA-N Cyclohexylaminopropanesulfonic acid Chemical compound OS(=O)(=O)CCCNC1CCCCC1 PJWWRFATQTVXHA-UHFFFAOYSA-N 0.000 description 1
- RGHNJXZEOKUKBD-SQOUGZDYSA-M D-gluconate Chemical compound OC[C@@H](O)[C@@H](O)[C@H](O)[C@@H](O)C([O-])=O RGHNJXZEOKUKBD-SQOUGZDYSA-M 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- MUBZPKHOEPUJKR-UHFFFAOYSA-N Oxalic acid Chemical compound OC(=O)C(O)=O MUBZPKHOEPUJKR-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910004283 SiO 4 Inorganic materials 0.000 description 1
- 229910001069 Ti alloy Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical group [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 229910001080 W alloy Inorganic materials 0.000 description 1
- 229910008812 WSi Inorganic materials 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 239000008346 aqueous phase Substances 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 239000012298 atmosphere Substances 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- RJTANRZEWTUVMA-UHFFFAOYSA-N boron;n-methylmethanamine Chemical compound [B].CNC RJTANRZEWTUVMA-UHFFFAOYSA-N 0.000 description 1
- 239000006172 buffering agent Substances 0.000 description 1
- ZMIGMASIKSOYAM-UHFFFAOYSA-N cerium Chemical compound [Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce] ZMIGMASIKSOYAM-UHFFFAOYSA-N 0.000 description 1
- 229910000420 cerium oxide Inorganic materials 0.000 description 1
- 238000005234 chemical deposition Methods 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000007809 chemical reaction catalyst Substances 0.000 description 1
- 239000003638 chemical reducing agent Substances 0.000 description 1
- 239000000084 colloidal system Substances 0.000 description 1
- 239000013065 commercial product Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 229910001431 copper ion Inorganic materials 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000006735 deficit Effects 0.000 description 1
- 230000032798 delamination Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- MTHSVFCYNBDYFN-UHFFFAOYSA-N diethylene glycol Chemical compound OCCOCCO MTHSVFCYNBDYFN-UHFFFAOYSA-N 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000005108 dry cleaning Methods 0.000 description 1
- 239000002659 electrodeposit Substances 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 239000006260 foam Substances 0.000 description 1
- 229940050410 gluconate Drugs 0.000 description 1
- TVZISJTYELEYPI-UHFFFAOYSA-N hypodiphosphoric acid Chemical compound OP(O)(=O)P(O)(O)=O TVZISJTYELEYPI-UHFFFAOYSA-N 0.000 description 1
- 150000002460 imidazoles Chemical class 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 239000003112 inhibitor Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000007521 mechanical polishing technique Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000006911 nucleation Effects 0.000 description 1
- 238000010899 nucleation Methods 0.000 description 1
- 238000011017 operating method Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- SYQBFIAQOQZEGI-UHFFFAOYSA-N osmium atom Chemical compound [Os] SYQBFIAQOQZEGI-UHFFFAOYSA-N 0.000 description 1
- 239000007800 oxidant agent Substances 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- BMMGVYCKOGBVEV-UHFFFAOYSA-N oxo(oxoceriooxy)cerium Chemical compound [Ce]=O.O=[Ce]=O BMMGVYCKOGBVEV-UHFFFAOYSA-N 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 125000002924 primary amino group Chemical group [H]N([H])* 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 150000003839 salts Chemical class 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 150000003536 tetrazoles Chemical class 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- YWYZEGXAUVWDED-UHFFFAOYSA-N triammonium citrate Chemical class [NH4+].[NH4+].[NH4+].[O-]C(=O)CC(O)(CC([O-])=O)C([O-])=O YWYZEGXAUVWDED-UHFFFAOYSA-N 0.000 description 1
- 150000003852 triazoles Chemical class 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/10—Inductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28568—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising transition metals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
Definitions
- the invention relates to the field of microelectronics. More specifically, it targets a process for making micro-components inductive on a substrate, which can itself incorporate an integrated circuit.
- These components can in particular be used in type applications radio frequencies, for example in the telecommunications field.
- the invention relates more specifically to a method for obtaining circuits with significantly higher performance than components existing, particularly with regard to the value of the quality factor.
- the process subject of the invention also limits the number of steps required for the production of such components, and ensures good reproducibility of characteristics of the components it makes it possible to manufacture.
- Such a method has a number of drawbacks, among which are can basically note the fact that the electrolytic deposition step ensures both the formation of the coils of the inductive component, as well as the filling of the hole interconnection, allowing contact with the metal stud connected to the circuit integrated. These zones being of different depths, it follows that the deposit electrolytic is carried out differently at the level of the turns and at the level of the interconnect hole. We thus observe certain irregularities in the formation of the turns which are detrimental to the good regularity of the performances electrical components of the inductive component.
- the distance separating the inductive component from the substrate is substantially equal to the thickness of the layer of low permittivity material relative. Since it is not possible to increase the thickness of this layer in a very important way, we understand that it is not possible to reduce the parasitic capacitance between the inductive component and the substrate below a value depending on the implementation of the method.
- One of the objectives of the invention is to overcome these various drawbacks, and in particular to make it possible to produce components which have dimensional characteristics as precise as possible, so as to provide optimal electrical performance and thus increase the integration of components by reducing their size.
- the invention therefore relates to a method of manufacturing a component electronic.
- a component incorporates an inductive micro-component, such as a inductor or transformer, which is located above a substrate, and connected to it substrate, at least by a metal stud.
- an inductive micro-component such as a inductor or transformer
- the method according to the invention follows a number of steps which provide certain improvements over the methods of the prior art.
- the electrolytic deposition of copper occurs in two distinct stages, namely first of all a first stage allowing to fill the interconnection hole, which initially allows the growth of copper up to the level of the lower plane of the inductive micro-component.
- second stage an electrolytic deposition of copper is carried out, which forms simultaneously the turns of the inductive component and the connection area of the turns with the via already filled in the previous deposit step.
- the method can be implemented used on a semiconductor substrate, and in particular a substrate having been previously functionalized to form an integrated circuit.
- it may be a specific substrate, such as than an amorphous substrate of the glass or quartz type, or more generally a substrate having electrical, optical or magnetic properties suitable for some applications.
- the material of low relative permittivity, which is deposited on the substrate can be benzocyclobutene (BCB), or a similar material, whose relative permittivity is typically less than 3.
- BCB benzocyclobutene
- this layer of low permittivity material can be between 10 and 40 micrometers, preferably being close to 20 micrometers.
- this layer (or of these layers when there are several stacked) substantially defines the distance between the inductive component and the substrate. This distance, combined with the relative permittivity of the material of this layer defines the parasitic capacitance existing between the inductive component and the substrate, a capacity which it is highly desirable to minimize.
- the material used to form the hard mask over the BCB can be chosen from the group comprising: SiC, SiN, Si 3 N 4, SiO 2 , SiOC, SiON, WSi 2 , Y 2 O 3, taken in isolation or in combination. These materials have properties of good compatibility with BCB, in particular strong adhesion as a hard mask on the surface of BCB. These materials have adequate mechanical properties for their use in masking. Furthermore, this layer serving as a hard mask for the purpose of etching the interconnection holes, a high selectivity of the etching of the BCB with respect to these materials is required, so as to avoid any over-etching of the BCB and thus obtain the desired profiles without delamination.
- a layer forming is deposited barrier to the diffusion of copper over the hard mask.
- This barrier layer allows to isolate the underlying layer of copper which will be later deposited, in particular in the form of the primer layer.
- This barrier layer characteristic prevents migration of copper through the weak layer relative permittivity, which would increase this permittivity, and therefore to increase the parasitic capacitance between the inductive micro-component and the substrate, and create sources of defect.
- This barrier layer also prevents the copper does not migrate inside the substrate, with consequences detrimental to the quality or functioning of the integrated circuit.
- the deposition of the diffusion barrier layer takes place in two separate stages.
- the layer deposited during the first step forms a barrier against copper located in the via.
- the second step allows the deposit of this barrier layer so that it covers the side and bottom faces different turns and conductive patterns which are produced subsequently.
- This second barrier layer avoids the migration of copper from the turns to the layer of superior resin.
- the barrier layer can be made of tungsten or from a material chosen from the group comprising TiW, Ti, TiN, Ta, TaN, WN, Re, Cr, Os, Mo and Ru. These materials can be used alone or in combination.
- the diffusion barrier layer may have a thickness between 100 and 400 ⁇ .
- the method can include a enrichment step of the copper primer layer.
- This primer layer plays the role of electrode for subsequent copper deposits by electrolytic means.
- This primer layer is deposited by physico-chemical and more particularly by the so-called spraying technique and depending on its variant of "plasma ionized metal" or IMP.
- we proceeds to a step of enriching this primer layer by subjecting the primer layer to an electrolyte bath.
- This bath including copper salts allows a deposit of copper in the possible spaces existing between the islands of copper previously deposited during the production of the primer layer. This enrichment step therefore ensures a smoothing of this primer layer so as to improve subsequent electrolytic deposition.
- annealing steps can be carried out, allowing the size of the copper crystals deposited during the steps of electrolytic deposition.
- This annealing step typically by exposure of the component at a temperature between 150 and 400 ° C for a period of a few minutes, ensures crystal uniformity of the deposited copper, and therefore the homogeneity and the conductive nature of the copper which will form the turns of the inductive component. This improves the electrical qualities of the component by reducing the number of singularities that can be the source of resistive points or mechanical weaknesses.
- a step of decontamination of copper liable to migrate into the substrate, in particular at level of the lateral and posterior faces of the substrate as well as at its circumference.
- excess copper deposits should be removed.
- this metal is deposited using electrolysis techniques and according to a distribution specific current between the cathode and the anode, we generally observe a excess copper deposit around the substrate.
- the process of i convection and mass transfer which is the basis of the deposition technique by electrolysis of the copper element, generates on the lateral or posterior faces of the substrate a possible flux and a diffusion on certain zones of the substrate. To to avoid their possible migration in the substrate, it is recommended to use this step.
- This decontamination step can also make it possible to regularize the forms zones on which electrolytic copper deposition was carried out, especially at the edges of the turns.
- this decontamination step can take place after one or the other of the two stages of electroplating.
- certain non-corrosive chemical cleaning steps with respect to copper can take place after the electrolytic deposition of copper, as well as after the step of depositing the copper primer layer, or else the deposition of the copper diffusion barrier layer.
- a passivation layer typically obtained by a first deposit of a layer of nickel on the turns of copper, covered with a second deposit of a layer of gold.
- This passivation layer can also be obtained by non-selective deposition of a chromium layer, then etching of this layer outside the turns and conductive patterns.
- the invention also relates to an electronic component which can be carried out according to the process described above.
- a component incorporates a micro-component inductive located on a substrate, and connected to the latter by at least one stud metallic.
- the invention relates to a method making it possible to carry out inductive micro-components on a substrate.
- the substrate (1) used is a substrate having previously been treated with so as to form an integrated circuit.
- other different substrates can be used, such as in particular substrates based on quartz or glass.
- such a substrate (1) as illustrated in FIG. 1, comprises the level upper (2) of the integrated circuit proper, surmounted by a layer (3) of doped substrate.
- the substrate (1) also includes a pad metallic (4), made of aluminum, aluminum-based alloy, or copper whose upper face (5) is accessible.
- the edges (6) of this metal stud, as well that the upper face (7) of the doped layer are covered with a layer of passivation (8).
- the first step consists in ensuring a cleaning of the upper face (5) of the metallic connection pad (4) as well as the passivation layer (8) deposited on the substrate. This cleaning is carried out by wet chemical means.
- a layer is subsequently deposited (10) benzocyclobutene (BCB), or a possible equivalent material, having a relative permittivity of less than 3.
- This deposition is carried out by a process known as “spin deposition”, also called “Spin-on deposition”.
- spin deposition also called “Spin-on deposition”.
- the thickness deposited is close to 20 micrometers.
- a layer (12) forming a hard mask is then deposited on top of the BCB layer (10).
- This layer (12) has a thickness greater than 200 ⁇ .
- the material used is preferably silicon carbide (SiC), but it could also be SiOC, SiN, Si 3 N 4, SiON, SiO 4, SiO 2 , WSi 2 or Y 2 O 3 or any other material , since the etching selectivity with respect to the material of the lower layer is at least 10: 1.
- This layer (12) of hard mask can be deposited by a chemical vapor deposition process assisted by plasma, or PECVD for "Plasma Enhanced Chemical Vapor Deposition".
- a new layer is deposited (12a) forming the hard mask above the BCB layer (10a).
- the mode The operating procedure is the same as that described above for step 4.
- the component comprises only two layers of BCB but it goes without saying that the invention covers variants in which the number of layers of BCB is higher, being able to reach by example 5. It is also possible to deposit only one layer of BCB, and a single layer of hard mask, and thus remove steps 5 to 7.
- an opening (13) is made in the hard mask (12a), as illustrated in FIG. 6 by a lithography process and an appropriate chemical etching using a wet process such as a bath based on hypophosphoric acid at a temperature of 180 ° C, if the hard mask is composed of silicon nitride, or dry etching by plasma using a reactive fluorine gas such as CF 4 : H 2 for example.
- a wet process such as a bath based on hypophosphoric acid at a temperature of 180 ° C
- a reactive fluorine gas such as CF 4 : H 2 for example.
- the isotropic etching of the BCB layer (10a) is plumbed, directly above the metal connection pad (4), so as to form the upper part of the interconnection hole. (14), also called via.
- the etching of the layer (10a) of BCB can be carried out in particular by the use of a gas mixture such as the Ar / CF 4 / O 2 mixture or even by a radiofrequency plasma using other reactants.
- a layer is subsequently deposited (15) barrier to copper diffusion.
- This layer (15) covers the bottom and the walls of the via (14), as well as the visible upper faces (17).
- This layer (15) is preferably made of an alloy of titanium and tungsten, or else of a superposition of titanium and titanium nitride, or alternatively of tantalum and tantalum nitride.
- This layer (15) can also be made of nitride of tungsten, or by a simple layer of tungsten, molybdenum, osmium, or ruthenium.
- This layer (15), with a thickness of between 200 and 400 ⁇ , can be deposited by different techniques, and in particular by spraying, process also known by the abbreviation of PVD - IMP for "Physical Vapor Deposition - Ionized Metal Plasma ", or by chemical deposition techniques vapor phase known as CVD “Chemical Vapor Deposition” and ALD “Atomic Layer Deposition”.
- a layer is subsequently deposited (16) copper primer.
- This primer layer (16) can be deposited by different techniques, and in particular by spraying, a process also known as the abbreviation for PVD - IMP for "Physical Vapor Deposition - Ionized Metal Plasma ", or by chemical vapor deposition techniques known as name of CVD "Chemical Vapor Deposition” and ALD “Atomic Layer Deposition”.
- the layer thus obtained has a thickness typically between 500 and 2000 ⁇ .
- a step of enriching the primer layer (16) is carried out by electrolytic means.
- a bath composed of copper salts, such as CuSO 4 : 5H 2 O, made soluble in a solvent such as sulfuric acid.
- This bath also includes a base such as sodium hydroxide and a mono-toothed chelate such as glycolic acid, a buffering agent such as CAPS (or in developed form: 3- (cyclohexylamino) -1-propane sulfonic acid) and a glycol ether, using either direct or alternating current.
- CAPS or in developed form: 3- (cyclohexylamino) -1-propane sulfonic acid
- a glycol ether using either direct or alternating current.
- an autocatalytic deposition comprising a reducing agent such as dimethylamineborane, in substitution for the electrolytic current.
- This enrichment step makes it possible to fill the spaces between the islands of copper which have been previously deposited to form the primer layer.
- the surface the primer layer (16) is thus smoothed, which favors the subsequent step of electrolytic deposition.
- This step increases the thickness of the layer primer inside the via, and more particularly on the interior faces (21) and at the bottom (20) of the interconnection hole (14).
- a deposit is made.
- copper electrolytic according to a technique called “growth from below” corresponding to a particular technique when the micro structure is a damascene, and also known as “bottom-up damascene superfilling ".
- This step fills the volume (22) of the via (14), and cover the upper faces (18) of the component above the primer layer (16).
- This step uses an electrolyte bath whose formulation is defined for obtain optimal copper quality, i.e. resistivity before growth of grains during an annealing of between 1.9 ⁇ .cm and 2.3 ⁇ .cm, and preferably between 2 ⁇ .cm and 2.15 ⁇ .cm.
- the baths used may for example be those sold under the name "CU VIAFORM” by the company ENTHONE, or "CU GLEAM ELECTRO DEPOSIT 6000 "by the company SHIPLEY using a current variable and reverse wave electrolysis therefore comprising a cathodic current and an anode current whose frequencies are judiciously defined in function of each of the surfaces.
- a decontamination step can be carried out, allowing to eliminate any trace of copper which might migrate into the substrate or any other part on which the copper ions may have deposited.
- This decontamination step notably makes it possible to clean the back of the substrate, as well as the peripheral areas of the substrate. Among these peripheral areas, hear the lateral faces of the substrate, perpendicular to the main plane of the substrate as well as the edges of the substrate on which deposits may have accumulated superfluous copper.
- This decontamination step is carried out by chemical and wet methods. means of tools allowing the treatment face by face of the substrate, using a bath containing for example a mixture of hydrogen peroxide and acid sulfuric.
- a so-called annealing step is carried out, making it possible to reorganize the crystal structure of the copper (22) deposited in the via hole by making increase the size of the crystalline elementary grains.
- This step uses a technique known as RTP for "Rapid Thermal Processing", during which the component is subjected to a temperature of the order of 150 to 400 ° C, close preferably from 300 ° C, for a period of 10 seconds to 30 minutes, and preferably around 5 minutes.
- the component is maintained under a atmosphere of an inert gas, or vacuum, avoiding any oxidation and diffusion oxygen in the crystal medium of copper.
- the definition of the parameters is judiciously defined to obtain a optimal copper quality and the desired crystal structure, namely a resistivity after grain growth between 1.72 ⁇ .cm and 1.82 ⁇ .cm.
- planarization is obtained by a chemical mechanical polishing technique, known by the abbreviation of CMP. More specifically, it is a CMP operation using a tape machine, such as in particular that known under the name "TERES" of the company LAM RESEARCH
- This planarization eliminates the layer of copper (18) which was electrolytically deposited, as well as the underlying primer layer (16) and the barrier layer (15) located above the hard mask (12a).
- the use of a CMP machine "with band” allows to limit the stresses exerted on the face component.
- This planarization stage involves two stages distinct and is based on a chemical reaction on the surface.
- the first stage of CMP uses abrasion on hard tape fabric such as foam fabric polymerized IC1000 offered by the company Rodel.
- the chemical solution is a aqueous mixture allowing to selectively etch the copper with respect to The barrier layer by a variable formulation.
- This mixture includes an agent oxidant such as hydrogen peroxide, a specific solvent such as derivatives of triazole and tetrazole, chelates and reaction catalysts such as salts of Rochelle or ammonium citrates, a corrosion-inhibiting agent such as BTA, water and abrasive particles composed of either alumina or oxide of cerium, or iron cyanites.
- agent oxidant such as hydrogen peroxide
- a specific solvent such as derivatives of triazole and tetrazole
- chelates and reaction catalysts such as salts of Rochelle or ammonium citrates
- a corrosion-inhibiting agent such as BTA
- This first chemical step has the function to etch the copper deposited in excess above the Damascene microstructure by a significant abrasion rate evaluated between 150 and 200 nanometers per minute.
- the second stage of CMP uses a softer band fabric such as IC400 from Rodel.
- the aqueous chemical solution makes it possible to etch the barrier layer and copper by smoothing it by chemical action using between others, suspended particles of the Klébosol type of silica or Cerium oxide serving as an abrasive, and an aqueous phase composed of amine compounds organic substances such as diethylenetetraamine, a corrosion inhibiting agent such as as BTA (benzotriazole) and as a solvent for water and IPA (Isopropylalcohol).
- BTA benzotriazole
- IPA Isopropylalcohol
- a cleaning step is carried out on the upper face of the polished component.
- This cleaning removes the compound polishing residue colloids based on copper oxide complexes, without having to etch the layer copper top which has just been polished, and without causing corrosion by a bath at a determined pH.
- Chemical baths are offered by manufacturers such as EKC Technology as the commercial product known as "MicroPlanar TM PCMP5000 TM series” or solutions aqueous chemicals composed of a mono or polydentate chelate such as ions alkaline gluconate, citrate or oxalate, a fluorinated acid such as acid hydrofluoric acid and a corrosion inhibitor such as an imidazole derivative.
- This layer (25) is made of a material of low relative permittivity, such as in particular of BCB or preferably of polyimide. This material is deposited using a rotational deposition technique also called "Spin-on deposition".
- the upper resin thickness (25) thus deposited is of the order of magnitude of the height of the turns of the micro-component inductive.
- polyimide chosen in the family of photo-sensitive polyimides such as PI-2771, PI-2727, or PI-2730 marketed by DuPont de Nemours.
- polyimides such as those sold under the references PI-2600 Series, PI-2545 Series by DuPont de Nemours can be used, in the case where a stage of photo-lithography and a wet or dry etching process based on employment of a plasma, to define the topography in the polyimide
- lithography resin (26) is deposited above of the top resin layer. This resin is then exposed to define the shapes of future turns and other conductive patterns.
- a cleaning step by applying a bath non-corrosive of copper, in order to remove all the residues generated by the lithography.
- This step cleans the top of the copper (22) filling the via, as well as the elimination of the portions (26) of lithography resin lying above the upper resin zones (27) (25). Cleaning is obtained chemically, using baths including amino components and anticorrosive molecules of copper such as benzotriazole, or components such as the ACT 970 marketed by the ASHLAND Company.
- a planarization is carried out, by a band CMP, in the same way as in step No. 19 described above. This planarization is carried out until the elimination of the layer (37) of copper situated above remaining areas (27) of the upper resin. This step eliminates also the primer layer (36) as well as the diffusion barrier layer (35) copper which is above these remaining areas (27).
- step n ° 20 we clean the face component.
- This chromium layer (38) of a thickness between 100 and 500 ⁇ , and preferably in the vicinity of 250 ⁇ , acts as a protective barrier for the copper turns (39) that it covers.
- This chromium layer (38) has good adhesion to the polyimide forming the remaining areas (27) of the upper resin (25). This layer of chromium (38) also acts as a barrier to oxidation.
- a mask is applied. lithography (40) above the chromium layer (38), directly above the turns (39) and possible conductive reasons.
- an etching step is carried out wet of the chromium layer (38).
- This engraving being anisotropic, we observe over-etching phenomena (41) at the edge of the resin patterns of lithograph (40).
- the deposition of the chromium passivation layer (38) making the object of steps 34 and 35 can be replaced, as illustrated in FIG. 24, by the succession of a selective deposit of a layer of nickel (43) and a layer of gold (44), only above the turns (39) and the conductive patterns.
- the process according to the invention allows to obtain inductive micro-components which have a very high factor of quality, due to a significant distance between the substrate and the main plane of the inductive micro-component.
- the quality factors obtained are greater than 50 at a frequency of the order of 2 GigaHertz with topologies of turns constituting the inductive micro-component whose pattern is defined by a turn width less than 3 micrometers and height greater than 10 microns, and a distance between the turns which can be less than 3 micrometers
- Decomposition of the electrolytic deposit of copper in two distinct stages helps to optimize the regularity of the shape of the different turns without increasing the manufacturing cost, and thus therefore good reproducibility of the process leading to the production of the micro-component having electrical characteristics close to those defined during the design.
- the method according to the invention makes it possible to control the interfaces between the different layers of deposited material, resulting in a clear improved device performance and reduced sources of defectivity.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Coils Or Transformers For Communication (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0115960 | 2001-12-11 | ||
FR0115960A FR2833411B1 (fr) | 2001-12-11 | 2001-12-11 | Procede de fabrication d'un composant electronique incorporant un micro-composant inductif |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1320123A1 true EP1320123A1 (fr) | 2003-06-18 |
Family
ID=8870314
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP02356232A Withdrawn EP1320123A1 (fr) | 2001-12-11 | 2002-11-18 | Procédé de fabrication d'un composant électronique incorporant un micro-composant inductif |
Country Status (6)
Country | Link |
---|---|
US (1) | US20030109133A1 (zh) |
EP (1) | EP1320123A1 (zh) |
JP (1) | JP2003234414A (zh) |
CA (1) | CA2409241A1 (zh) |
FR (1) | FR2833411B1 (zh) |
TW (1) | TW544696B (zh) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005129745A (ja) * | 2003-10-24 | 2005-05-19 | Sony Corp | 半導体装置 |
US20060024953A1 (en) * | 2004-07-29 | 2006-02-02 | Papa Rao Satyavolu S | Dual damascene diffusion barrier/liner process with selective via-to-trench-bottom recess |
US20060251872A1 (en) * | 2005-05-05 | 2006-11-09 | Wang Jenn Y | Conductive barrier layer, especially an alloy of ruthenium and tantalum and sputter deposition thereof |
US20090079078A1 (en) * | 2005-09-19 | 2009-03-26 | Willigan Rhonda R | Minimization of Interfacial Resitance Across Thermoelectric Devices by Surface Modification of the Thermoelectric Material |
JP4564929B2 (ja) * | 2006-02-21 | 2010-10-20 | キヤノン株式会社 | 3次元フォトニック結晶の形成方法 |
JP5151133B2 (ja) * | 2006-12-11 | 2013-02-27 | 富士通株式会社 | 配線形成方法 |
JP5425005B2 (ja) * | 2009-08-19 | 2014-02-26 | 日本電波工業株式会社 | 圧電部品及びその製造方法 |
US10079177B1 (en) * | 2017-09-01 | 2018-09-18 | United Microelectronics Corp. | Method for forming copper material over substrate |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5917244A (en) * | 1997-03-07 | 1999-06-29 | Industrial Technology Research Institute | Integrated circuit inductor structure formed employing copper containing conductor winding layer clad with nickel containing conductor layer |
US6030877A (en) * | 1997-10-06 | 2000-02-29 | Industrial Technology Research Institute | Electroless gold plating method for forming inductor structures |
EP1039544A1 (fr) * | 1999-03-23 | 2000-09-27 | Memscap | Circuit intégré monolithique incorporant un composant inductif et procédé de fabrication d'un tel circuit intégré |
US6156643A (en) * | 1998-11-06 | 2000-12-05 | Advanced Micro Devices, Inc. | Method of forming a dual damascene trench and borderless via structure |
WO2001004953A1 (en) * | 1999-07-08 | 2001-01-18 | Korea Advanced Institute Of Science And Technology | Method for manufacturing a semiconductor device having a metal layer floating over a substrate |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6197688B1 (en) * | 1998-02-12 | 2001-03-06 | Motorola Inc. | Interconnect structure in a semiconductor device and method of formation |
US6096648A (en) * | 1999-01-26 | 2000-08-01 | Amd | Copper/low dielectric interconnect formation with reduced electromigration |
US6342448B1 (en) * | 2000-05-31 | 2002-01-29 | Taiwan Semiconductor Manufacturing Company | Method of fabricating barrier adhesion to low-k dielectric layers in a copper damascene process |
JP2002043423A (ja) * | 2000-07-24 | 2002-02-08 | Tokyo Ohka Kogyo Co Ltd | 被膜の処理方法およびこの方法を用いた半導体素子の製造方法 |
US6380084B1 (en) * | 2000-10-02 | 2002-04-30 | Chartered Semiconductor Manufacturing Inc. | Method to form high performance copper damascene interconnects by de-coupling via and metal line filling |
US6562416B2 (en) * | 2001-05-02 | 2003-05-13 | Advanced Micro Devices, Inc. | Method of forming low resistance vias |
US6387747B1 (en) * | 2001-05-31 | 2002-05-14 | Chartered Semiconductor Manufacturing Ltd. | Method to fabricate RF inductors with minimum area |
US20020192944A1 (en) * | 2001-06-13 | 2002-12-19 | Sonderman Thomas J. | Method and apparatus for controlling a thickness of a copper film |
-
2001
- 2001-12-11 FR FR0115960A patent/FR2833411B1/fr not_active Expired - Fee Related
-
2002
- 2002-03-04 TW TW091103959A patent/TW544696B/zh not_active IP Right Cessation
- 2002-10-21 CA CA002409241A patent/CA2409241A1/fr not_active Abandoned
- 2002-11-18 EP EP02356232A patent/EP1320123A1/fr not_active Withdrawn
- 2002-11-25 US US10/303,627 patent/US20030109133A1/en not_active Abandoned
- 2002-12-03 JP JP2002351667A patent/JP2003234414A/ja not_active Withdrawn
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5917244A (en) * | 1997-03-07 | 1999-06-29 | Industrial Technology Research Institute | Integrated circuit inductor structure formed employing copper containing conductor winding layer clad with nickel containing conductor layer |
US6030877A (en) * | 1997-10-06 | 2000-02-29 | Industrial Technology Research Institute | Electroless gold plating method for forming inductor structures |
US6156643A (en) * | 1998-11-06 | 2000-12-05 | Advanced Micro Devices, Inc. | Method of forming a dual damascene trench and borderless via structure |
EP1039544A1 (fr) * | 1999-03-23 | 2000-09-27 | Memscap | Circuit intégré monolithique incorporant un composant inductif et procédé de fabrication d'un tel circuit intégré |
WO2001004953A1 (en) * | 1999-07-08 | 2001-01-18 | Korea Advanced Institute Of Science And Technology | Method for manufacturing a semiconductor device having a metal layer floating over a substrate |
Also Published As
Publication number | Publication date |
---|---|
TW544696B (en) | 2003-08-01 |
CA2409241A1 (fr) | 2003-06-11 |
US20030109133A1 (en) | 2003-06-12 |
FR2833411B1 (fr) | 2004-02-27 |
JP2003234414A (ja) | 2003-08-22 |
FR2833411A1 (fr) | 2003-06-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100516337B1 (ko) | 반도체 디바이스 및 그 제조 방법 | |
EP2596524B1 (fr) | Procede d'assemblage par collage direct entre deux elements comprenant des portions de cuivre et de materiaux dielectriques | |
US20040080053A1 (en) | Electropolishing metal layers on wafers having trenches or vias with dummy structures | |
KR20110051251A (ko) | 베리어층 제거 방법 및 장치 | |
TW516174B (en) | Diffusion barrier layer and semiconductor device containing same | |
CA2456225A1 (en) | Forming a semiconductor structure using a combination of planarizing methods and electropolishing | |
US20040253809A1 (en) | Forming a semiconductor structure using a combination of planarizing methods and electropolishing | |
TWI257644B (en) | Method of manufacturing semiconductor device | |
EP1328012A1 (fr) | Procédé de fabrication d'un composant électronique incorporant un microcomposantinductif | |
KR102274848B1 (ko) | 배리어층 제거 방법 및 반도체 구조체 형성 방법 | |
EP1320123A1 (fr) | Procédé de fabrication d'un composant électronique incorporant un micro-composant inductif | |
EP1030353A1 (fr) | Procédé de gravure anisotrope par plasma gazeux d'un matériau polymère diélectrique organique | |
JP3768480B2 (ja) | 半導体装置及びその製造方法 | |
FR2785721A1 (fr) | Procede de fabrication d'une structure semi-conductrice | |
US9496172B2 (en) | Method for forming interconnection structures | |
EP1316974A1 (fr) | Procédé de fabrication d'un composant électronique incorporant un micro-composant inductif | |
US20070128553A1 (en) | Method for forming feature definitions | |
US6867142B2 (en) | Method to prevent electrical shorts between tungsten interconnects | |
JPS6113375B2 (zh) | ||
KR100648565B1 (ko) | 다층 배선 구조를 갖는 반도체 장치의 제조 방법 | |
KR100698427B1 (ko) | 다층 배선 구조를 갖는 반도체 장치 및 그 제조 방법 | |
KR20030050059A (ko) | 반도체소자의 구리배선 형성방법 | |
JP2007208142A (ja) | 半導体装置の製造方法 | |
JPH11135627A (ja) | 半導体装置の製造方法 | |
FR2793952A1 (fr) | Procede de realisation d'un niveau d'interconnexion de type damascene comprenant un dielectrique organique |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL LT LV MK RO SI |
|
17P | Request for examination filed |
Effective date: 20030812 |
|
AKX | Designation fees paid |
Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN |
|
18W | Application withdrawn |
Effective date: 20040414 |