EP1261120A1 - Leistungsoptimierte Eingangsschaltung - Google Patents
Leistungsoptimierte Eingangsschaltung Download PDFInfo
- Publication number
- EP1261120A1 EP1261120A1 EP02360135A EP02360135A EP1261120A1 EP 1261120 A1 EP1261120 A1 EP 1261120A1 EP 02360135 A EP02360135 A EP 02360135A EP 02360135 A EP02360135 A EP 02360135A EP 1261120 A1 EP1261120 A1 EP 1261120A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- current source
- input circuit
- transistor
- resistor
- zener diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/18—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using Zener diodes
Definitions
- the invention relates to an input circuit.
- Input circuits are used in all areas of electrical engineering and Electronics used. They are used, for example, for electrical isolation. For this purpose, for example, an opto-coupler in the input circuit used.
- the current source ST1 contains an ohmic series resistor R V , a Zener diode S, a transistor T and an ohmic series resistor R S.
- R V 10 kOhm
- R S 2.2 kOhm
- the transistor T is, for example, an npn transistor, by means of which a 1.8 mA ampere current is set.
- Series resistor R V and Zener diode S are connected in series.
- Series resistor R S , transistor T and opto-coupler O are also connected in series.
- the base of transistor T is connected to series resistor R V and Zener diode S.
- the positive input of the input circuit is connected to series resistor R V and opto-coupler O, the negative input to Zener diode S and series resistor R S.
- the input voltage U E lies between the positive and negative input.
- the input circuit is designed for an input voltage range from 10 volts to 72 volts. Such relatively high fluctuations in the input voltage occur, for example, in the railway signaling technology area and there in a module for parallel input / output.
- a high power loss leads to high self-heating of the input circuit.
- the series resistor R V generates a great deal of heat, which on the one hand results in high power consumption and on the other hand requires additional equipment for cooling in order to counteract overheating.
- the object of the invention is a power-optimized input circuit provide.
- Inputs can be realized, whereby more information is processed can be.
- the power loss e.g. to the Factor 11, e.g. 11 times the number of inputs can be implemented.
- the power loss (heat development) can remain the same Number of inputs can be reduced by a factor of 11.
- Fig. 2 shows a schematic representation of an inventive Input circuit.
- the input circuit according to the invention contains two current sources ST1, ST2, a component for electrical isolation and an ohmic intermediate resistance R Z.
- the component for electrical isolation is designed as an opto-coupler O.
- the output voltage U A of the input circuit is present at the output of the opto-coupler O.
- the arrangement of the two current sources ST1, ST2 can be described as anti-serial.
- Intermediate resistor (R Z ) and opto-coupler (O) are each connected between the two current sources (ST 1 , ST 2 ).
- Current source ST 1 includes transistor T 1 , Zener diode S 1 and ohmic series resistor R S1 .
- Current source ST 2 includes transistor T 2 , Zener diode S 2 and ohmic series resistor R S2 .
- the transistor T 1 is, for example, an npn transistor through which a 1.8 mA ampere current is set.
- the transistor T 2 is, for example, a pnp transistor through which a 0.59 mAmpère current is set.
- the value of the intermediate resistance R Z is, for example, 220 kOhm.
- a current source contains a transistor, a Zener diode and a resistor.
- the power source can also be used a self-conducting field effect transistor with or without resistance exhibit.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Amplifiers (AREA)
- Electronic Switches (AREA)
- Dc-Dc Converters (AREA)
- Direct Current Feeding And Distribution (AREA)
Abstract
Description
Claims (6)
- Eingangsschaltung beinhaltend eine erste Stromquelle (ST1) und eine Baugruppe zur galvanischen Trennung, dadurch gekennzeichnet, dass ein Zwischenwiderstand (RZ) und eine zweite Stromquelle (ST2) vorgesehen sind, und dass die Baugruppe zur galvanischen Trennung und der Zwischenwiderstand (RZ) jeweils zwischen die beiden Stromquellen (ST1, ST2) geschaltet sind.
- Eingangsschaltung gemäß Anspruch 1, dadurch gekennzeichnet, dass jede Stromquelle (ST1; ST2) einen Transistor (T1; T2), einen Widerstand (RS1; RS2) und eine Zener-Diode (S1; S2) aufweist.
- Eingangsschaltung gemäß Anspruch 2, dadurch gekennzeichnet, dass Widerstand (RS1) und Transistor (T1) der ersten Stromquelle (ST1), die Baugruppe zur galvanischen Trennung und die Zener-Diode (S2) der zweiten Stromquelle (ST2) in Reihe geschaltet sind, dass die Zener-Diode (S1) der ersten Stromquelle (ST1), und der Transistor (T2) und der Widerstand (RS2) der zweiten Stromquelle (ST2) in Reihe geschaltet sind, dass die Basis des Transistors (T1) der ersten Stromquelle (ST1) mit dem Zwischenwiderstand (RZ), dem Transistor (T2) der zweiten Stromquelle (ST2) sowie der Zener-Diode (S1) der ersten Stromquelle (ST1) verbunden ist, und dass die Basis des Transistors (T2) der zweiten Stromquelle (ST2) mit dem Zwischenwiderstand (RZ), der Zener-Diode (S2) der zweiten Stromquelle (ST2) und der Baugruppe zur galvanischen Trennung verbunden ist.
- Eingangsschaltung gemäß Anspruch 1, dadurch gekennzeichnet, dass die Baugruppe zur galvanischen Trennung als Opto-Koppler (O) ausgeführt ist.
- Eingangsschaltung beinhaltend eine erste Stromquelle (ST1), eine Baugruppe zur galvanischen Trennung und einen Vorwiderstand, dadurch gekennzeichnet, dass der Vorwiderstand als zweite Stromquelle (ST2) ausgebildet ist, die antiseriell mit der ersten Stromquelle (ST1) verschaltet ist.
- Parallele Ein-/Ausgabebaugruppe für die Eisenbahnsignaltechnik beinhaltend eine Eingangsschaltung nach Anspruch 1.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10125283A DE10125283A1 (de) | 2001-05-23 | 2001-05-23 | Leistungsoptimierte Eingansschaltung |
DE10125283 | 2001-05-23 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1261120A1 true EP1261120A1 (de) | 2002-11-27 |
EP1261120B1 EP1261120B1 (de) | 2004-12-01 |
Family
ID=7685963
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP02360135A Expired - Lifetime EP1261120B1 (de) | 2001-05-23 | 2002-04-29 | Leistungsoptimierte Eingangsschaltung |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP1261120B1 (de) |
AT (1) | ATE284087T1 (de) |
DE (2) | DE10125283A1 (de) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3503399A1 (de) * | 2017-12-22 | 2019-06-26 | Pilz GmbH & Co. KG | Digitale eingangsschaltung zum empfangen digitaler eingangssignale eines signalgebers |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3150176A1 (de) * | 1981-12-18 | 1983-07-14 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Elektronischer konstantstromgeber fuer hochspannungsgeraete |
DE3432567C1 (de) * | 1984-09-05 | 1985-12-05 | Standard Elektrik Lorenz Ag, 7000 Stuttgart | Schaltungsanordnung zur Kurzschlußüberwachung |
EP0398456A2 (de) * | 1989-05-19 | 1990-11-22 | Siemens Aktiengesellschaft | Schaltungsanordnung zum potentialfreien Erfassen von binären elektrischen Signalen |
EP0477596A2 (de) * | 1990-09-26 | 1992-04-01 | Siemens Aktiengesellschaft Österreich | Gleichspannungssperrwandlerschaltung |
US6043703A (en) * | 1997-07-30 | 2000-03-28 | Allen-Bradley Company, Llc | Low power active input circuit |
-
2001
- 2001-05-23 DE DE10125283A patent/DE10125283A1/de not_active Withdrawn
-
2002
- 2002-04-29 EP EP02360135A patent/EP1261120B1/de not_active Expired - Lifetime
- 2002-04-29 AT AT02360135T patent/ATE284087T1/de not_active IP Right Cessation
- 2002-04-29 DE DE50201652T patent/DE50201652D1/de not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3150176A1 (de) * | 1981-12-18 | 1983-07-14 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Elektronischer konstantstromgeber fuer hochspannungsgeraete |
DE3432567C1 (de) * | 1984-09-05 | 1985-12-05 | Standard Elektrik Lorenz Ag, 7000 Stuttgart | Schaltungsanordnung zur Kurzschlußüberwachung |
EP0398456A2 (de) * | 1989-05-19 | 1990-11-22 | Siemens Aktiengesellschaft | Schaltungsanordnung zum potentialfreien Erfassen von binären elektrischen Signalen |
EP0477596A2 (de) * | 1990-09-26 | 1992-04-01 | Siemens Aktiengesellschaft Österreich | Gleichspannungssperrwandlerschaltung |
US6043703A (en) * | 1997-07-30 | 2000-03-28 | Allen-Bradley Company, Llc | Low power active input circuit |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3503399A1 (de) * | 2017-12-22 | 2019-06-26 | Pilz GmbH & Co. KG | Digitale eingangsschaltung zum empfangen digitaler eingangssignale eines signalgebers |
US20190199331A1 (en) * | 2017-12-22 | 2019-06-27 | Pilz Gmbh & Co. Kg | Digital Input Circuit for Receiving Digital Input Signals of a Signal Generator |
CN109962700A (zh) * | 2017-12-22 | 2019-07-02 | 皮尔茨有限及两合公司 | 用于接收信号发生器的数字输入信号的数字输入电路 |
JP2019115045A (ja) * | 2017-12-22 | 2019-07-11 | ピルツ ゲーエムベーハー ウント コー.カーゲーPilz GmbH & Co.KG | 信号発生器のデジタル入力信号を受信するためのデジタル入力回路 |
US10826472B2 (en) * | 2017-12-22 | 2020-11-03 | Pilz Gmbh & Co. Kg | Digital input circuit for receiving digital input signals of a signal generator |
Also Published As
Publication number | Publication date |
---|---|
DE10125283A1 (de) | 2002-11-28 |
DE50201652D1 (de) | 2005-01-05 |
ATE284087T1 (de) | 2004-12-15 |
EP1261120B1 (de) | 2004-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69505633T2 (de) | Gleichrichterbrückenschaltung mit aktiven schaltern und einer aktiven steuerschaltung | |
DE102007060219A1 (de) | Gleichrichterschaltung | |
DE102013107941A1 (de) | Stromwandler mit parallel betätigten Schaltelementen | |
EP1261120B1 (de) | Leistungsoptimierte Eingangsschaltung | |
EP0409327A2 (de) | Stromversorgungseinrichtung mit Gleichspannungsüberwachungsschaltung | |
DE102012219027A1 (de) | Treiberschaltungen für lichtemittierende Elemente | |
DE3009506A1 (de) | Gleichspannungswandler | |
DE4125860C1 (de) | ||
EP0270622B1 (de) | Elektronische steuerschaltung, insbesondere für einen drucker | |
EP0093899B1 (de) | Anordnung zur Anpassung einer Prüfeinrichtung an einen Prüfling | |
DE4410211B4 (de) | Schaltungsanordnung zur schaltbaren Ansteuerung einer Last | |
DE102018219328B4 (de) | Erkennen eines Drahtbruchfehlers in einem Stromkreis | |
EP1309089B1 (de) | Leistungsschalter zur Steuerung des Motors eines Weichenantriebs | |
EP4199355A1 (de) | Elektronische schaltungsanordnung zur stromverteilung | |
DE2518916C3 (de) | Transistorstufe mit hoher kubischer Klirrdämpfung zur Speisung eines niederohmigen Lastwiderstandes | |
DE4228276C1 (en) | Logic circuit driver stage for TTL or open collector output - pulls up voltage drop across three diodes and base-emitter of npn transistor | |
DE102020211852A1 (de) | Gate-Treiberbaustein und Schaltungskonfiguration | |
AT412684B (de) | Vorrichtung zur verlustarmen symmetrierung der kondensatorspannungen bei leistungselektronischen konvertern mit spannungszwischenkreis | |
DE29606029U1 (de) | Anpaßschaltung | |
DE19928796B4 (de) | Elektronischer Schalter zum Schalten einer Last | |
DE102021132970A1 (de) | Elektronische Schaltungsanordnung zur Stromverteilung | |
DE3920279A1 (de) | Schaltungsanordnung zur erzeugung einer gleichbleibenden ausgangsgleichspannung aus einer veraenderlichen eingangsspannung | |
EP1016214A2 (de) | Verfahren und vorrichtung zum ansteuern einer integrierten leistungsendstufe | |
DE19753294C1 (de) | Treiberschaltung für einen Leistungs-Schalttransistor | |
DE10132217A1 (de) | Anordnung zur Kehrwertbildung eines Eingangsstroms |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20021001 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
17Q | First examination report despatched |
Effective date: 20030203 |
|
AKX | Designation fees paid |
Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20041201 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20041201 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20041201 Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20041201 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 20041201 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: GERMAN |
|
REF | Corresponds to: |
Ref document number: 50201652 Country of ref document: DE Date of ref document: 20050105 Kind code of ref document: P |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20050301 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20050301 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20050301 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20050312 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050429 Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050429 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20050429 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050430 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050430 |
|
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FD4D |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
BERE | Be: lapsed |
Owner name: ALCATEL Effective date: 20050430 |
|
26N | No opposition filed |
Effective date: 20050902 |
|
ET | Fr: translation filed | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20060430 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20060430 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
BERE | Be: lapsed |
Owner name: *ALCATEL Effective date: 20050430 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050501 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 15 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 16 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 17 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20200414 Year of fee payment: 19 Ref country code: DE Payment date: 20200415 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20200414 Year of fee payment: 19 Ref country code: GB Payment date: 20200411 Year of fee payment: 19 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 50201652 Country of ref document: DE |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20210429 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20211103 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210429 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210430 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200429 |