EP0798690B1 - Circuit d'insertion d'image dans l'image - Google Patents

Circuit d'insertion d'image dans l'image Download PDF

Info

Publication number
EP0798690B1
EP0798690B1 EP19970104980 EP97104980A EP0798690B1 EP 0798690 B1 EP0798690 B1 EP 0798690B1 EP 19970104980 EP19970104980 EP 19970104980 EP 97104980 A EP97104980 A EP 97104980A EP 0798690 B1 EP0798690 B1 EP 0798690B1
Authority
EP
European Patent Office
Prior art keywords
image
small
stored
memory
small image
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP19970104980
Other languages
German (de)
English (en)
Other versions
EP0798690A2 (fr
EP0798690A3 (fr
Inventor
Ulrich Englert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Micronas GmbH
Original Assignee
TDK Micronas GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TDK Micronas GmbH filed Critical TDK Micronas GmbH
Publication of EP0798690A2 publication Critical patent/EP0798690A2/fr
Publication of EP0798690A3 publication Critical patent/EP0798690A3/fr
Application granted granted Critical
Publication of EP0798690B1 publication Critical patent/EP0798690B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/14—Display of multiple viewports
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/12—Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels
    • G09G2340/125—Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels wherein one of the images is motion video

Definitions

  • the invention relates to a circuit arrangement for fading in at least one small picture into a main picture, in which the small picture is temporarily stored in a memory.
  • one or more images are each displayed in a window in a main image and displayed on a display device, such as a screen.
  • the images to be overlaid are generally moving images, possibly also the underlying main image.
  • a sufficient number of windows of different sizes should be able to be overlapped with one another. The operator should be able to easily change the screen image.
  • picture-in-picture processors for use in television sets are known, for example the integrated module SDA 9088 from Siemens (" ICs for Entertainment Electronics ", edition 5.91, pages 38 - 47 , in particular Table 4 ), in which a small image can be displayed only in a predetermined size at a preset position. The insertion point is determined by the coordinates of the upper left corner of the small picture. A user performed change of the small picture according to the above options is not provided in this module.
  • the GB 2 186 470 A describes an image processing arrangement for displaying one or more images on a screen.
  • This image processing arrangement divides the screen into a number of horizontal stripes, each strip being divided into a number of segments. Each of these segments represents part of a window to be displayed on the screen. For each horizontal band of the image descriptive information is stored for each of these segments, which contains, inter alia, an address pointer to a memory position in which the image content associated with the respective segment is contained.
  • the object of the invention is to provide a circuit arrangement for fading in at least one small picture in a main picture, in which a manipulation of the or small images to be displayed is as unlimited as possible and can be carried out quickly.
  • the computational effort to provide the image data should be as low as possible.
  • a change in presentation parameters such as a change from foreground representation to background representation, erasure, reduction or enlargement of an image
  • a change in presentation parameters has only an influence on the data stored in the overview table.
  • Such changes only change these table entries, the actual image data remain stored unchanged.
  • a restoration of any uncovered image areas when deleting a small picture or a picture reduction is eliminated.
  • the address generation changes for accessing the image data.
  • the computational effort for the previously necessary recalculation of uncovered pixel data is eliminated.
  • the response time of a player to a corresponding screen change of the user is much faster.
  • the recalculation for an address of a memory access therefore does not need to be done as in the prior art for each pixel, but only if within a line through the summary table switching from the main image to a small picture or between small pictures takes place among each other.
  • These operations occur at the same location of the lines within an image area comprising a number of consecutive lines, each of which can be assigned the same parameter setting within the summary table.
  • the overview table can therefore be stored in principle within a relatively slow mass memory, wherein in the control device fast-acting registers are provided, in which then the respective current parameter setting of such an image area is loaded.
  • the summary table contains parameter values assigned to each of the image areas comprising a number of lines, which indicate the start and the end within these lines of the image area for the respective small image and a pointer to the image content stored in the mass memory for the small image. From this, the control device calculates the physical memory addresses for the small image data to be displayed in the memory.
  • the overview table means comprise a first table in which the image area is marked, for which the following data are to apply. This indicator for the image area are assigned further characteristics which indicate the small images to be superimposed in the respective lines of the image area, the order of which corresponds to the order of the small images to be displayed in the horizontal direction.
  • identifiers which represent, for example, window numbers, refer on another table, are stored in the pointers that point to the memory addresses of the small image in the mass storage.
  • the further table from which reference is made to the memory addresses of the small image, expediently contains the pixel number of the beginning and the end of the respective small image to be superimposed in the image area and a reference between the complete data stored in the image memory and the data portion to be read only for the overlay.
  • the latter parameter is, for example, the "virtual width" of the small image in the image memory, ie the width which would result if all data stored for the small image were read out.
  • an indicator for the priority of the window can be given, which concerns a statement about the representation in the foreground or in the background, so that the small image overlaps other images or can be overlapped by other images.
  • the windows can be manipulated on the screen in a simple manner, without the large amounts of data must be copied or recalculated.
  • the shifting of a read window within a larger information area to be displayed can easily be carried out by changing the parameters in the second table.
  • the same window content can be displayed multiple times on the screen without consuming twice the storage space by listing the respective image numbers twice within the first table.
  • the addressing of the window contents is independent of the display position on the screen.
  • moving, deleting, moving forward / backward, or resizing a window is easily accomplished by changes in the table (s) stored in the table (s) performed, but not by changing the pixel data.
  • the circuit arrangement contains a mass memory 1, in which the data of two images to be superimposed are stored in memory areas 2 and 3, respectively.
  • the images stored in the memory areas 2, 3 are generally moving images, ie are overwritten and refreshed with the refresh rate with new data.
  • a reading device 4 which provides the addresses for driving the memory 1, the image data are read out at an output 5 and are available at a connection 6 for controlling a screen.
  • a fade-in device 7 ensures within each line that is switched between an image signal H for the main image to be displayed and read from the memory 5 corresponding portion of the small image.
  • a controller 8 provides for presetting the addresses for the read-out means 4.
  • the controller 8 calculates the addresses in response to tables 9, 10, described in detail below, which contain the parameters directed to the window-based small-image display in the main picture.
  • the parameters indicate the changes with respect to the small images to be displayed in the line direction, one parameter set being valid for a number of consecutive lines.
  • the current parameter set is copied to a working register 13 of the control device 8.
  • the working register 13 can be accessed quickly; the tables 9, 10 can then readily physically to a dedicated location of the mass storage 1 are arranged, but are then available only relatively slowly.
  • the controller 8 further includes a line counter 11 which is incremented with each line of the main picture and a pixel (pixel) counter 12 which is incremented within a line with each pixel.
  • the counters 11, 12 are compared with the parameter set in the register 9 and generate therefrom the corresponding presetting for the read-out counter 4 of the memory 1.
  • the line counter 11 serves the image areas, for each of which a parameter set stored in the tables 9, 10 applies, to determine the pixel counter 12 is used to determine at which horizontal position within a line, a parameter change, ie switching to a small picture, a switch back to the main picture or switching between small pictures, occurs.
  • FIG. 2 (a) is an example of a realizable with the invention screen display shown.
  • the screen 20 with the main image 21 contains three small images 22, 23, 24, with the image contents "x", "y” and "z", of which the small image 23 is shown in the foreground and the small image 23 overlaps in the overlap areas.
  • the screen is subdivided into image areas a... G, each image area comprising a number of lines in which the same presentation parameters are present in the line direction (horizontally) with respect to the small images. For example, in picture area a, only the main picture but no small picture is displayed. In the image area b, a section of the small image 24 is shown in the main image.
  • the horizontal positions at which the small image 24 begins and ends are denoted by z1 and z2 respectively, the corresponding positions for the small image 22 by x1 and x2, etc.
  • the second table in the memory area 10 contains for the small images 22, 23, 24th these image boundaries and an identifier for foreground or background representation. From this, the control unit 8 determines the corresponding address control for the readout address counter 4, so that only the part needed between the limits x1, x2 for the small picture window 22 to be inserted is read from the entire small picture contents x3 stored in the memory 1 in the memory section 2. All stored image content is called a "virtual width". The same can also be provided (not shown) with regard to the vertical extent of the images.
  • the second table for the memory area 10 has the following overall appearance: number beginning The End virtual width Foreground / Background x x1 x2 x3 0 y y1 y2 y3 1 z z1 z2 z3 0
  • FIG. 2 (b) a slightly different screen is shown. Only the opposite of the are indicated FIG. 2 (a) changed window parameters, the remaining parameters remain the same. It is modified that the window 23 is shifted in the vertical direction with respect to the window 22, the latter being shown in the foreground, the former in the background. In addition, window 23 is reduced in horizontal direction.
  • the changed parameters are denoted by primed reference numerals and replace the previous parameters in the first and second tables stored in the memory area 9 and 10.
  • the foreground / background parameter for the image y is set to "0"
  • for the image x is set to "1".
  • Figure 2 (c) An alternative parameter distribution for characterizing the image representation is in Figure 2 (c) shown.
  • Figure 2 (c) equals to FIG. 1 (a) with the difference that the parameter for foreground / background representation is omitted and instead a small image section contained within a region is regarded as a separate (partial) small image to which a separate image number is assigned.
  • the first table stored in memory 9 has the following appearance: Area number a - b zI c xI, zII d xII e xIII, yI f yII G -
  • the second table stored in memory 10 contains the following data: number beginning The End virtual width zI z1 z2 z3 Zii z1 z2 z3 xI x1 x2 x3 xII x1 x2 x3 xIII x1 y1 x3 yI y1 y2 y3 yII y1 y2 y3

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Studio Circuits (AREA)
  • Controls And Circuits For Display Device (AREA)

Claims (2)

  1. Circuit pour insérer au moins une image miniature (22, 23, 24) dans une image principale (21) divisée en lignes comprenant:
    une première mémoire (1) contenant l'enregistrement du contenu d'image (x, y, x) d'au moins une image miniature,
    une seconde mémoire (9, 12) dans laquelle est enregistrée une vue d'ensemble, dans laquelle pour une zone d'image (a....g) qui comprend un certain nombre de lignes successives, on a enregistré les données respectives à partir desquelles se détermine la zone d'image (a...g), un emplacement dans les lignes de la zone d'image pour le début (x1, y1, z1) et la fin (x2, y2, z2) d'au moins une image miniature (22, 23, 24) ainsi qu'un index vers le contenu d'image (x, y, z) enregistré dans la première mémoire (1) et qui contient ainsi une caractéristique pour une représentation avancée d'au moins une image miniature (x, y, z), et
    une installation de commande (8) et un compteur de lecture (4),
    l'installation de commande (8) déterminant une commande d'adresse pour le compteur de lecture à partir de la vue d'ensemble de façon qu'à partir du contenu d'image miniature enregistré dans la première mémoire (1), on extrait seulement la partie nécessaire à l'insertion de l'image miniature, entre les positions horizontales là où commence l'image miniature, et
    une installation d'insertion (7) qui commute entre un signal d'image (H) pour l'image principale à représenter et le contenu d'image, lu, de la première mémoire (1),
    caractérisé en ce que
    la vue d'ensemble mémorisée comprend un premier tableau (9) contenant un signe caractéristique de la zone d'image (a...g) et chaque fois un signe caractéristique pour une image miniature (22, 23, 24) qui peut se produire à l'intérieur de la zone d'image, dans la direction horizontale, cette dernière caractéristique se référant à un second tableau (10) dans lequel commencent et se terminent les positions horizontales associées à chaque image miniature (22, 23, 24), et contenant une caractéristique pour la représentation en façade ou en arrière-plan, et
    l'installation de commande (8) détermine la commande d'adresse du compteur de lecture pour lire la partie du contenu d'image miniature nécessaire à l'image miniature à incruster ce contenu d'image miniature se déterminant dans une zone de mémoire à partir des informations enregistrées dans le second tableau.
  2. Circuit selon la revendication 1,
    caractérisé en ce que
    l'installation de commande (8) comporte un compteur (12, 11) respectif pour les points image et les lignes de l'image principale (21) et un registre pour enregistrer de façon intermédiaire (13) le paramètre valable pour la zone d'image (a...g) de l'image principale (21), et le compteur d'image (4) est réglé par l'installation de commande (8) en fonction des résultats de la comparaison entre des valeurs du compteur (12, 11) et du registre (13) en étant réglé de façon à lire de manière cohérente le format image (x, y, z) pour une image miniature (22, 23, 24).
EP19970104980 1996-03-25 1997-03-24 Circuit d'insertion d'image dans l'image Expired - Lifetime EP0798690B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19611693 1996-03-25
DE19611693 1996-03-25

Publications (3)

Publication Number Publication Date
EP0798690A2 EP0798690A2 (fr) 1997-10-01
EP0798690A3 EP0798690A3 (fr) 1997-12-29
EP0798690B1 true EP0798690B1 (fr) 2008-09-10

Family

ID=7789318

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19970104980 Expired - Lifetime EP0798690B1 (fr) 1996-03-25 1997-03-24 Circuit d'insertion d'image dans l'image

Country Status (2)

Country Link
EP (1) EP0798690B1 (fr)
DE (1) DE59712964D1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW417404B (en) * 1998-02-03 2001-01-01 Seiko Epson Corp Projection display device and method therefor, and an image display device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4780709A (en) * 1986-02-10 1988-10-25 Intel Corporation Display processor
JPS6414678A (en) * 1987-02-27 1989-01-18 Kiyapuran Saibaneteitsukusu Co Cpmputer graphic system
JPS644828A (en) * 1987-06-26 1989-01-10 Sharp Kk Image display control system
US5258750A (en) * 1989-09-21 1993-11-02 New Media Graphics Corporation Color synchronizer and windowing system for use in a video/graphics system

Also Published As

Publication number Publication date
DE59712964D1 (de) 2008-10-23
EP0798690A2 (fr) 1997-10-01
EP0798690A3 (fr) 1997-12-29

Similar Documents

Publication Publication Date Title
DE3787125T2 (de) Mehrfensteranzeigesystem.
DE69026647T2 (de) Zoommodusbetriebsarten in einem Anzeigegerät
DE69315969T2 (de) Darstellung von Informationen in einem Anzeigesystem mit transparenten Fenstern
DE69735975T2 (de) System und Verfahren zur Überlagerung von wahlweise in unterschiedlichen nativen Formaten gespeicherten Bildern
DE69516881T2 (de) Speichervorrichtung und datenverarbeitungssystem mit einer solchen speichervorrichtung
DE69323260T2 (de) Aktualisierung der Anzeigeeinrichtung eines entfernten Rechnerarbeitsplatzes
DE69320516T2 (de) Methode und Gerät zum Editieren von Video
DE69418908T2 (de) Verfahren und Gerät zum Informationsanschauen in einer Rechnerdatenbank
DE69703955T2 (de) Durch Augenbewegung gesteuerte Verschiebung
DE69635403T2 (de) Grafikbibliothek auf geteilten Ebenen
DE69702245T2 (de) Listengesteuerte videoverarbeitungen
DE69231080T2 (de) Vorrichtung und Verfahren zur Bewegung oder Kopieren von Objekten mit Benutzung der Ziel- und Quellen-Einheiten
DE69427574T2 (de) NTSC-Anzeige der Animation bewegter Bilder
DE69328522T2 (de) Verfahren und Vorrichtung zur Benutzung von Browsern für Sammlungen
DE69613031T2 (de) Videoanzeige und -steuerung von mehreren grafischen Schnittstellen
DE69122226T2 (de) Verfahren und Einrichtung zur Zugriffsanordnung eines VRAM zum beschleunigten Schreiben von vertikalen Linien auf einer Anzeige
DE3851285T2 (de) Anzeige-Steuersystem.
DE69717965T2 (de) Verfahren und vorrichtung zur darstellung von objekten mittels fenstern
DE10101073B4 (de) Bildaufbereitungsvorrichtung mit niedrigeren Speicherkapazitätsanforderungen und Verfahren dafür
DE69107602T2 (de) Verfahren und Vorrichtung zum direkten Schreiben in einem Rasterpufferspeicher eines Rechners mit einem Fenstersystem, das den Bildschirm steuert.
DE3889240T2 (de) Zähler mit veränderbarer Verschaltung zur Adressierung in graphischen Anzeigesystemen.
DE69625858T2 (de) Loopback-Videovorschau für eine Computeranzeige
DE69412479T2 (de) Fenstersystem mit unabhängigen fenstern zur behebung von gitterungseffekten
DE69319072T2 (de) System für die Zusammenstellung von Videodaten
DE69215155T2 (de) Gerät mit schneller Kopierung zwischen Rasterpuffern in einem Anzeigesystem mit Doppel-Pufferspeichern

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE ES FR GB IT

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE ES FR GB IT

17P Request for examination filed

Effective date: 19980624

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: MICRONAS MUNICH GMBH

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: MICRONAS GMBH

17Q First examination report despatched

Effective date: 20050530

17Q First examination report despatched

Effective date: 20050530

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE ES FR GB IT

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REF Corresponds to:

Ref document number: 59712964

Country of ref document: DE

Date of ref document: 20081023

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081221

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20090611

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080910

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20090324

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20091130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090324

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091123

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20100324

Year of fee payment: 14

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20111001

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 59712964

Country of ref document: DE

Effective date: 20111001