DE68923606D1 - Totalsummenberechnungsschaltung zur schnellen Berechnung einer Totalsumme von mehr als zwei in Gleitkommadarstellung dargestellten Eingangsdaten. - Google Patents

Totalsummenberechnungsschaltung zur schnellen Berechnung einer Totalsumme von mehr als zwei in Gleitkommadarstellung dargestellten Eingangsdaten.

Info

Publication number
DE68923606D1
DE68923606D1 DE68923606T DE68923606T DE68923606D1 DE 68923606 D1 DE68923606 D1 DE 68923606D1 DE 68923606 T DE68923606 T DE 68923606T DE 68923606 T DE68923606 T DE 68923606T DE 68923606 D1 DE68923606 D1 DE 68923606D1
Authority
DE
Germany
Prior art keywords
total
input data
floating point
data shown
point representation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68923606T
Other languages
English (en)
Other versions
DE68923606T2 (de
Inventor
Toshihiko Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE68923606D1 publication Critical patent/DE68923606D1/de
Publication of DE68923606T2 publication Critical patent/DE68923606T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/012—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising in floating-point computations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/485—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49936—Normalisation mentioned as feature only

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Complex Calculations (AREA)
  • Medicines That Contain Protein Lipid Enzymes And Other Medicines (AREA)
  • Error Detection And Correction (AREA)
DE68923606T 1988-12-28 1989-12-27 Totalsummenberechnungsschaltung zur schnellen Berechnung einer Totalsumme von mehr als zwei in Gleitkommadarstellung dargestellten Eingangsdaten. Expired - Fee Related DE68923606T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63334316A JP2693800B2 (ja) 1988-12-28 1988-12-28 浮動小数点データ総和演算回路

Publications (2)

Publication Number Publication Date
DE68923606D1 true DE68923606D1 (de) 1995-08-31
DE68923606T2 DE68923606T2 (de) 1996-01-04

Family

ID=18275991

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68923606T Expired - Fee Related DE68923606T2 (de) 1988-12-28 1989-12-27 Totalsummenberechnungsschaltung zur schnellen Berechnung einer Totalsumme von mehr als zwei in Gleitkommadarstellung dargestellten Eingangsdaten.

Country Status (6)

Country Link
US (1) US5021986A (de)
EP (1) EP0376266B1 (de)
JP (1) JP2693800B2 (de)
AU (1) AU621788B2 (de)
CA (1) CA2006704C (de)
DE (1) DE68923606T2 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5166898A (en) * 1990-09-07 1992-11-24 Nec Corporation Shift amount floating-point calculating circuit with a small amount of hardware and rapidly operable
ES2109336T3 (es) 1990-11-26 1998-01-16 Genetics Inst Expresion de pace en celulas huesped y metodos de utilizacion de la misma.
US5247471A (en) * 1991-12-13 1993-09-21 International Business Machines Corporation Radix aligner for floating point addition and subtraction
EP0593073A1 (de) * 1992-10-16 1994-04-20 Matsushita Electric Industrial Co., Ltd. Prozessor mit Schieberegistern
GB2275355B (en) * 1993-02-19 1997-06-18 Motorola Inc Detection of exponent underflow and overflow in a floating point adder
JP2919386B2 (ja) * 1996-09-19 1999-07-12 甲府日本電気株式会社 浮動小数点数検出装置および浮動小数点数検出回路
GB2323189B (en) * 1997-03-14 2001-11-21 Nokia Mobile Phones Ltd Processing multi-bit signals representing floating-point numbers
JP4086459B2 (ja) * 2000-11-13 2008-05-14 Ｎｅｃエレクトロニクス株式会社 固定小数点データ生成方法及び固定小数点データ生成回路
US6751638B2 (en) * 2001-05-11 2004-06-15 Sun Microsystems, Inc. Min and max operations for multiplication and/or division under the simple interval system
US7543013B2 (en) * 2006-08-18 2009-06-02 Qualcomm Incorporated Multi-stage floating-point accumulator

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4335372A (en) * 1980-03-28 1982-06-15 Motorola Inc. Digital scaling apparatus
JPS59188740A (ja) * 1983-04-11 1984-10-26 Hitachi Ltd フロ−テイング加算器
US4562553A (en) * 1984-03-19 1985-12-31 Analogic Corporation Floating point arithmetic system and method with rounding anticipation
AU4490185A (en) * 1984-07-30 1986-02-25 Kumarasena, A.K. The multi input fast adder
US4734876A (en) * 1985-12-18 1988-03-29 Motorola, Inc. Circuit for selecting one of a plurality of exponential values to a predetermined base to provide a maximum value
DE3681591D1 (de) * 1986-10-31 1991-10-24 Ibm Verfahren und schaltungsanordnung zur addition von gleitkommazahlen.
AU606559B2 (en) * 1987-12-24 1991-02-07 Nec Corporation Circuit for comparing a plurality of binary inputs

Also Published As

Publication number Publication date
DE68923606T2 (de) 1996-01-04
AU4728289A (en) 1990-07-05
AU621788B2 (en) 1992-03-19
US5021986A (en) 1991-06-04
EP0376266B1 (de) 1995-07-26
EP0376266A3 (de) 1992-03-04
CA2006704C (en) 1993-12-21
EP0376266A2 (de) 1990-07-04
CA2006704A1 (en) 1990-06-28
JPH02178769A (ja) 1990-07-11
JP2693800B2 (ja) 1997-12-24

Similar Documents

Publication Publication Date Title
DE3852034D1 (de) Hilfe-bereitstellung in einer datenverarbeitungsanlage.
DE3485329D1 (de) Elektronische registrierkasse.
DE3481739D1 (de) Verkaufspunkt- und elektronische geldueberweisungssysteme.
DE3689574D1 (de) System zum Feststellen der Echtheit von Software in einer Informationsverarbeitungsanlage.
DE3587622D1 (de) Emulationseinrichtung in einem Datenverarbeitungssystem.
FR2645663B1 (fr) Procedes et circuits pour gerer une pile en memoire
DE3854321D1 (de) Populationszählung in Rechnersystemen.
DE69322752D1 (de) Kassette für auswechselbare oder tragbare Karte mit Schaltungen
DE68919988D1 (de) Bauteilanordnung in einem tragbaren Rechnersystem.
DE69300032D1 (de) Detektionsverfahren und -schaltung für Stromverluste in einer Bitleitung.
DE68918534D1 (de) Informationsverarbeitungseinrichtung.
DE68923606D1 (de) Totalsummenberechnungsschaltung zur schnellen Berechnung einer Totalsumme von mehr als zwei in Gleitkommadarstellung dargestellten Eingangsdaten.
DE69431332D1 (de) Kombinieren von Ton- und Fernsprech-Daten für einem Rechner
DE69326595D1 (de) Textverarbeitungsgerät mit einer Handschrifteingabefunktion
DK252185A (da) Beroeringsfunktionstast
DE3586756D1 (de) Elektronische registrierkasse.
DE69122116D1 (de) Dateneingabevorrichtung mit mehr als zwei freiheitsgraden
DE3585972D1 (de) Rechner-vektorregisterverarbeitung.
DE3581556D1 (de) Steuerungsgeraet in einem digitalen computer.
DE68918310D1 (de) Quadrierungsschaltungen in MOS-integrierter Schaltkreistechnik.
DE68910179D1 (de) Steuerungseinheit in einer integrierten Datenverarbeitungsschaltung.
DE69021131D1 (de) Elektronische Registrierkasse.
DE3677287D1 (de) Schutzeinrichtung gegen ueberschlaege in einer senderschaltung.
DE3668401D1 (de) Schaltungsanordnung zur geraeuscharmen einspeisung von impulsen aus einer sinusfoermigen wechselspannung, insbesondere von 16-khz-gebuehrenimpulsen.
DE3581072D1 (de) Elektronisches wortverarbeitungsgeraet.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee