DE60332865D1 - Ein verfahren zur abscheidung einer metallschicht auf einer halbleiter-interkonnektstruktur mit einer deckschicht - Google Patents
Ein verfahren zur abscheidung einer metallschicht auf einer halbleiter-interkonnektstruktur mit einer deckschichtInfo
- Publication number
- DE60332865D1 DE60332865D1 DE60332865T DE60332865T DE60332865D1 DE 60332865 D1 DE60332865 D1 DE 60332865D1 DE 60332865 T DE60332865 T DE 60332865T DE 60332865 T DE60332865 T DE 60332865T DE 60332865 D1 DE60332865 D1 DE 60332865D1
- Authority
- DE
- Germany
- Prior art keywords
- layer
- capping layer
- separating
- semiconductor
- covered
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000002184 metal Substances 0.000 title abstract 4
- 238000000034 method Methods 0.000 title abstract 4
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 239000004020 conductor Substances 0.000 abstract 2
- 238000000151 deposition Methods 0.000 abstract 1
- 238000000992 sputter etching Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76844—Bottomless liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76847—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned within the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76865—Selective removal of parts of the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76835—Combinations of two or more different dielectric layers having a low dielectric constant
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/318,606 US7241696B2 (en) | 2002-12-11 | 2002-12-11 | Method for depositing a metal layer on a semiconductor interconnect structure having a capping layer |
PCT/EP2003/050957 WO2004053979A1 (en) | 2002-12-11 | 2003-12-08 | A method for depositing a metal layer on a semiconductor interconnect structure having a capping layer |
Publications (1)
Publication Number | Publication Date |
---|---|
DE60332865D1 true DE60332865D1 (de) | 2010-07-15 |
Family
ID=32506405
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60332865T Expired - Lifetime DE60332865D1 (de) | 2002-12-11 | 2003-12-08 | Ein verfahren zur abscheidung einer metallschicht auf einer halbleiter-interkonnektstruktur mit einer deckschicht |
Country Status (11)
Country | Link |
---|---|
US (1) | US7241696B2 (de) |
EP (1) | EP1570517B1 (de) |
JP (1) | JP2006510195A (de) |
KR (1) | KR100652334B1 (de) |
CN (1) | CN1316590C (de) |
AT (1) | ATE470237T1 (de) |
AU (1) | AU2003298347A1 (de) |
DE (1) | DE60332865D1 (de) |
IL (1) | IL169135A0 (de) |
TW (1) | TWI230438B (de) |
WO (1) | WO2004053979A1 (de) |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7122462B2 (en) * | 2003-11-21 | 2006-10-17 | International Business Machines Corporation | Back end interconnect with a shaped interface |
JP4393244B2 (ja) * | 2004-03-29 | 2010-01-06 | キヤノン株式会社 | インプリント装置 |
US20050266679A1 (en) * | 2004-05-26 | 2005-12-01 | Jing-Cheng Lin | Barrier structure for semiconductor devices |
US20050263891A1 (en) * | 2004-05-28 | 2005-12-01 | Bih-Huey Lee | Diffusion barrier for damascene structures |
KR100621548B1 (ko) * | 2004-07-30 | 2006-09-14 | 삼성전자주식회사 | 반도체 소자의 금속 배선 형성 방법 |
JP4878434B2 (ja) * | 2004-09-22 | 2012-02-15 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
US7841144B2 (en) | 2005-03-30 | 2010-11-30 | Valinge Innovation Ab | Mechanical locking system for panels and method of installing same |
CN100364057C (zh) * | 2004-11-24 | 2008-01-23 | 中芯国际集成电路制造(上海)有限公司 | 用于金属阻挡层与晶种集成的方法与*** |
US20070049008A1 (en) * | 2005-08-26 | 2007-03-01 | Martin Gerald A | Method for forming a capping layer on a semiconductor device |
US7994047B1 (en) * | 2005-11-22 | 2011-08-09 | Spansion Llc | Integrated circuit contact system |
US8264086B2 (en) | 2005-12-05 | 2012-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Via structure with improved reliability |
US7528066B2 (en) * | 2006-03-01 | 2009-05-05 | International Business Machines Corporation | Structure and method for metal integration |
US20070257366A1 (en) * | 2006-05-03 | 2007-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Barrier layer for semiconductor interconnect structure |
US7456099B2 (en) * | 2006-05-25 | 2008-11-25 | International Business Machines Corporation | Method of forming a structure for reducing lateral fringe capacitance in semiconductor devices |
JP5162869B2 (ja) * | 2006-09-20 | 2013-03-13 | 富士通セミコンダクター株式会社 | 半導体装置およびその製造方法 |
US7666781B2 (en) * | 2006-11-22 | 2010-02-23 | International Business Machines Corporation | Interconnect structures with improved electromigration resistance and methods for forming such interconnect structures |
KR100834283B1 (ko) * | 2006-12-28 | 2008-05-30 | 동부일렉트로닉스 주식회사 | 금속 배선 형성 방법 |
DE102007004860B4 (de) * | 2007-01-31 | 2008-11-06 | Advanced Micro Devices, Inc., Sunnyvale | Verfahren zur Herstellung einer Kupfer-basierten Metallisierungsschicht mit einer leitenden Deckschicht durch ein verbessertes Integrationsschema |
US8354751B2 (en) * | 2008-06-16 | 2013-01-15 | International Business Machines Corporation | Interconnect structure for electromigration enhancement |
US8237191B2 (en) | 2009-08-11 | 2012-08-07 | International Business Machines Corporation | Heterojunction bipolar transistors and methods of manufacture |
DE102010063294B4 (de) * | 2010-12-16 | 2019-07-11 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Verfahren zur Herstellung von Metallisierungssystemen von Halbleiterbauelementen, die eine Kupfer/Silizium-Verbindung als ein Barrierenmaterial aufweisen |
FR2979749B1 (fr) * | 2011-09-07 | 2014-03-28 | St Microelectronics Crolles 2 | Procede de realisation d'une couche de siliciure dans le fond d'une tranchee, et dispositif pour la mise en oeuvre dudit procede |
US8816477B2 (en) * | 2011-10-21 | 2014-08-26 | SK Hynix Inc. | Semiconductor package having a contamination preventing layer formed in the semiconductor chip |
US8946076B2 (en) * | 2013-03-15 | 2015-02-03 | Micron Technology, Inc. | Methods of fabricating integrated structures, and methods of forming vertically-stacked memory cells |
JP6983103B2 (ja) | 2018-04-23 | 2021-12-17 | 東京エレクトロン株式会社 | 処理装置及び埋め込み方法 |
US11621161B2 (en) * | 2020-10-27 | 2023-04-04 | Applied Materials, Inc. | Selective deposition of a passivation film on a metal surface |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3856648A (en) * | 1973-12-19 | 1974-12-24 | Texas Instruments Inc | Method of forming contact and interconnect geometries for semiconductor devices and integrated circuits |
US4523372A (en) * | 1984-05-07 | 1985-06-18 | Motorola, Inc. | Process for fabricating semiconductor device |
KR940000906B1 (ko) * | 1988-11-21 | 1994-02-04 | 가부시키가이샤 도시바 | 반도체장치의 제조방법 |
US5366929A (en) * | 1993-05-28 | 1994-11-22 | Cypress Semiconductor Corp. | Method for making reliable selective via fills |
JPH07249609A (ja) | 1994-03-14 | 1995-09-26 | Sony Corp | ドライエッチング方法 |
JPH09171976A (ja) | 1995-10-27 | 1997-06-30 | Internatl Business Mach Corp <Ibm> | 高アスペクト比フィーチャの側面と底部に膜厚制御可能な被膜を付着する方法および装置 |
US6140226A (en) * | 1998-01-16 | 2000-10-31 | International Business Machines Corporation | Dual damascene processing for semiconductor chip interconnects |
US6214731B1 (en) * | 1998-03-25 | 2001-04-10 | Advanced Micro Devices, Inc. | Copper metalization with improved electromigration resistance |
US6177350B1 (en) * | 1998-04-14 | 2001-01-23 | Applied Materials, Inc. | Method for forming a multilayered aluminum-comprising structure on a substrate |
US6287977B1 (en) * | 1998-07-31 | 2001-09-11 | Applied Materials, Inc. | Method and apparatus for forming improved metal interconnects |
US6110843A (en) * | 1999-02-08 | 2000-08-29 | Taiwan Semiconductor Manufacturing Co. | Etch back method for smoothing microbubble-generated defects in spin-on-glass interlayer dielectric |
US6350687B1 (en) * | 1999-03-18 | 2002-02-26 | Advanced Micro Devices, Inc. | Method of fabricating improved copper metallization including forming and removing passivation layer before forming capping film |
KR100319614B1 (ko) * | 1999-04-08 | 2002-01-05 | 김영환 | 반도체 소자의 배선 형성 방법 |
JP2000323571A (ja) * | 1999-05-14 | 2000-11-24 | Sony Corp | 半導体装置の製造方法 |
US6200890B1 (en) * | 1999-08-10 | 2001-03-13 | United Microelectronics Corp. | Method of fabricating copper damascene |
US6191029B1 (en) * | 1999-09-09 | 2001-02-20 | United Silicon Incorporated | Damascene process |
KR100367734B1 (ko) * | 2000-01-27 | 2003-01-10 | 주식회사 하이닉스반도체 | 반도체 소자의 배선형성 방법 |
US6465889B1 (en) * | 2001-02-07 | 2002-10-15 | Advanced Micro Devices, Inc. | Silicon carbide barc in dual damascene processing |
US6429121B1 (en) * | 2001-02-07 | 2002-08-06 | Advanced Micro Devices, Inc. | Method of fabricating dual damascene with silicon carbide via mask/ARC |
US6607977B1 (en) * | 2001-03-13 | 2003-08-19 | Novellus Systems, Inc. | Method of depositing a diffusion barrier for copper interconnect applications |
US6642146B1 (en) * | 2001-03-13 | 2003-11-04 | Novellus Systems, Inc. | Method of depositing copper seed on semiconductor substrates |
US6562416B2 (en) * | 2001-05-02 | 2003-05-13 | Advanced Micro Devices, Inc. | Method of forming low resistance vias |
US6509267B1 (en) * | 2001-06-20 | 2003-01-21 | Advanced Micro Devices, Inc. | Method of forming low resistance barrier on low k interconnect with electrolessly plated copper seed layer |
US6555461B1 (en) * | 2001-06-20 | 2003-04-29 | Advanced Micro Devices, Inc. | Method of forming low resistance barrier on low k interconnect |
US6429128B1 (en) * | 2001-07-12 | 2002-08-06 | Advanced Micro Devices, Inc. | Method of forming nitride capped Cu lines with reduced electromigration along the Cu/nitride interface |
US6657304B1 (en) * | 2002-06-06 | 2003-12-02 | Advanced Micro Devices, Inc. | Conformal barrier liner in an integrated circuit interconnect |
-
2002
- 2002-12-11 US US10/318,606 patent/US7241696B2/en not_active Expired - Fee Related
-
2003
- 2003-11-27 TW TW092133388A patent/TWI230438B/zh not_active IP Right Cessation
- 2003-12-08 AT AT03796085T patent/ATE470237T1/de not_active IP Right Cessation
- 2003-12-08 JP JP2004558111A patent/JP2006510195A/ja active Pending
- 2003-12-08 AU AU2003298347A patent/AU2003298347A1/en not_active Abandoned
- 2003-12-08 DE DE60332865T patent/DE60332865D1/de not_active Expired - Lifetime
- 2003-12-08 EP EP03796085A patent/EP1570517B1/de not_active Expired - Lifetime
- 2003-12-08 CN CNB2003801023725A patent/CN1316590C/zh not_active Expired - Fee Related
- 2003-12-08 KR KR1020057008343A patent/KR100652334B1/ko not_active IP Right Cessation
- 2003-12-08 WO PCT/EP2003/050957 patent/WO2004053979A1/en active Application Filing
-
2005
- 2005-06-14 IL IL169135A patent/IL169135A0/en unknown
Also Published As
Publication number | Publication date |
---|---|
TWI230438B (en) | 2005-04-01 |
IL169135A0 (en) | 2007-07-04 |
KR20050088076A (ko) | 2005-09-01 |
WO2004053979A8 (en) | 2005-05-12 |
US20040115921A1 (en) | 2004-06-17 |
WO2004053979A1 (en) | 2004-06-24 |
EP1570517B1 (de) | 2010-06-02 |
CN1316590C (zh) | 2007-05-16 |
EP1570517A1 (de) | 2005-09-07 |
CN1708846A (zh) | 2005-12-14 |
ATE470237T1 (de) | 2010-06-15 |
KR100652334B1 (ko) | 2006-11-30 |
TW200425399A (en) | 2004-11-16 |
JP2006510195A (ja) | 2006-03-23 |
US7241696B2 (en) | 2007-07-10 |
AU2003298347A1 (en) | 2004-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60332865D1 (de) | Ein verfahren zur abscheidung einer metallschicht auf einer halbleiter-interkonnektstruktur mit einer deckschicht | |
WO2004053926A3 (en) | A method for depositing a metal layer on a semiconductor interconnect structure | |
WO2009013307A3 (en) | Method for producing a silicon solar cell with a back-etched emitter as well as a corresponding solar cell | |
WO2002097863A3 (en) | Method for manufacturing contacts for a chalcogenide memory device | |
WO2003081645A3 (en) | An integrated in-situ etch process performed in a multichamber substrate processing system | |
WO2004003977A3 (en) | Method of defining the dimensions of circuit elements by using spacer deposition techniques | |
US10204933B2 (en) | Thin film transistor and method for manufacturing the same, and display panel | |
CN102751241B (zh) | 一种阵列基板过孔的制作方法及阵列基板制作工艺 | |
TW429581B (en) | A method of fabricating a multi-layered wiring system of a semiconductor device | |
WO2003075351A3 (en) | Process for manufacturing a solar cell unit using a temporary substrate | |
CN103560088B (zh) | 阵列基板的制作方法 | |
CN102092673A (zh) | Mems的缓变侧壁的形成方法 | |
CN102709329A (zh) | 薄膜晶体管及其制造方法 | |
CN203312295U (zh) | 一种裸眼3d功能面板的信号基板及显示设备 | |
TW428248B (en) | Structure and method of metal conductive layer and dielectric layer | |
CN107785307B (zh) | 具有台阶型的氮化钛图形的制造方法 | |
CN109103140A (zh) | 一种阵列基板的制作方法 | |
JPS6459936A (en) | Manufacture of integrated circuit | |
KR100202665B1 (ko) | 로커스 제조공정 | |
CN106340489A (zh) | 一种tft基板的制备方法 | |
TW200802877A (en) | Thin film transistor and method for forming thereof | |
CN101794729A (zh) | 一种通过蚀刻形成半导体结构中的通孔的方法 | |
CN101552224B (zh) | 一种微通孔钨损失的解决方法 | |
CN100423193C (zh) | 防止晶边区膜层剥落的半导体制造方法与内连线制作方法 | |
KR100188645B1 (ko) | 반도체 소자의 비아플러그 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8320 | Willingness to grant licences declared (paragraph 23) |