DE3776178D1 - Schieberegistersignalspeicheranordnung zur erhoehten pruefbarkeit in differentialer kaskadenspannungsschalterschaltung. - Google Patents
Schieberegistersignalspeicheranordnung zur erhoehten pruefbarkeit in differentialer kaskadenspannungsschalterschaltung.Info
- Publication number
- DE3776178D1 DE3776178D1 DE8787103051T DE3776178T DE3776178D1 DE 3776178 D1 DE3776178 D1 DE 3776178D1 DE 8787103051 T DE8787103051 T DE 8787103051T DE 3776178 T DE3776178 T DE 3776178T DE 3776178 D1 DE3776178 D1 DE 3776178D1
- Authority
- DE
- Germany
- Prior art keywords
- voltage switching
- signal memory
- memory arrangement
- register signal
- cascade voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318541—Scan latches or cell details
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318544—Scanning methods, algorithms and patterns
- G01R31/318547—Data generators or compressors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
- H03K19/1738—Controllable logic circuits using cascode switch logic [CSL] or cascode emitter coupled logic [CECL]
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/850,189 US4698830A (en) | 1986-04-10 | 1986-04-10 | Shift register latch arrangement for enhanced testability in differential cascode voltage switch circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3776178D1 true DE3776178D1 (de) | 1992-03-05 |
Family
ID=25307502
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8787103051T Expired - Fee Related DE3776178D1 (de) | 1986-04-10 | 1987-03-04 | Schieberegistersignalspeicheranordnung zur erhoehten pruefbarkeit in differentialer kaskadenspannungsschalterschaltung. |
Country Status (5)
Country | Link |
---|---|
US (1) | US4698830A (de) |
EP (1) | EP0240719B1 (de) |
JP (1) | JPS62243037A (de) |
CA (1) | CA1260079A (de) |
DE (1) | DE3776178D1 (de) |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0766943B2 (ja) * | 1986-10-16 | 1995-07-19 | フェアチャイルド セミコンダクタ コーポレーション | 集積回路及びそのレイアウト方法 |
DE3639577A1 (de) * | 1986-11-20 | 1988-05-26 | Siemens Ag | Logikbaustein zur erzeugung von ungleich verteilten zufallsmustern fuer integrierte schaltungen |
JPH0682146B2 (ja) * | 1986-12-22 | 1994-10-19 | 日本電気株式会社 | スキヤンパス方式の論理集積回路 |
JPS63182585A (ja) * | 1987-01-26 | 1988-07-27 | Toshiba Corp | テスト容易化機能を備えた論理回路 |
JPH071493B2 (ja) * | 1987-06-11 | 1995-01-11 | 三菱電機株式会社 | テスト補助回路 |
US4935646A (en) * | 1989-02-22 | 1990-06-19 | International Business Machines Corporation | Fully static CMOS cascode voltage switch logic systems |
US5018144A (en) * | 1989-04-28 | 1991-05-21 | International Business Machines Corporation | Logic performance verification and transition fault detection |
JPH0787040B2 (ja) * | 1990-01-26 | 1995-09-20 | 株式会社東芝 | シフトレジスタ |
US5045801A (en) * | 1990-05-29 | 1991-09-03 | The United States Of America As Represented By The Secretary Of The Air Force | Metastable tolerant asynchronous interface |
US5228045A (en) * | 1990-08-06 | 1993-07-13 | Ncr Corporation | Test driver for connecting a standard test port integrated circuit chip to a controlling computer |
US5299136A (en) * | 1991-06-05 | 1994-03-29 | International Business Machines Corp. | Fully testable DCVS circuits with single-track global wiring |
US5272397A (en) * | 1992-03-27 | 1993-12-21 | International Business Machines Corp. | Basic DCVS circuits with dual function load circuits |
US5389836A (en) * | 1993-06-04 | 1995-02-14 | International Business Machines Corporation | Branch isolation circuit for cascode voltage switch logic |
US5416362A (en) * | 1993-09-10 | 1995-05-16 | Unisys Corporation | Transparent flip-flop |
US5642362A (en) * | 1994-07-20 | 1997-06-24 | International Business Machines Corporation | Scan-based delay tests having enhanced test vector pattern generation |
US6353903B1 (en) | 1994-10-28 | 2002-03-05 | International Business Machines Corporation | Method and apparatus for testing differential signals |
US5640402A (en) * | 1995-12-08 | 1997-06-17 | International Business Machines Corporation | Fast flush load of LSSD SRL chains |
US7444575B2 (en) * | 2000-09-21 | 2008-10-28 | Inapac Technology, Inc. | Architecture and method for testing of an integrated circuit device |
DE10109558C1 (de) * | 2001-02-28 | 2003-01-30 | Siemens Ag | Empfängerseitige Zusatzschaltung für den Boundary Scan bei der Datenübertragung mit differentiellen Signalen |
JP3955196B2 (ja) * | 2001-09-05 | 2007-08-08 | 富士通株式会社 | 試験回路および半導体集積回路装置 |
US8001439B2 (en) * | 2001-09-28 | 2011-08-16 | Rambus Inc. | Integrated circuit testing module including signal shaping interface |
US7313740B2 (en) * | 2002-07-25 | 2007-12-25 | Inapac Technology, Inc. | Internally generating patterns for testing in an integrated circuit device |
US8286046B2 (en) | 2001-09-28 | 2012-10-09 | Rambus Inc. | Integrated circuit testing module including signal shaping interface |
US8166361B2 (en) | 2001-09-28 | 2012-04-24 | Rambus Inc. | Integrated circuit testing module configured for set-up and hold time testing |
US20040019841A1 (en) * | 2002-07-25 | 2004-01-29 | Ong Adrian E. | Internally generating patterns for testing in an integrated circuit device |
US7194706B2 (en) * | 2004-07-27 | 2007-03-20 | International Business Machines Corporation | Designing scan chains with specific parameter sensitivities to identify process defects |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4070648A (en) * | 1976-06-18 | 1978-01-24 | Ncr Corporation | Computer to computer communication system |
DE3029883A1 (de) * | 1980-08-07 | 1982-03-11 | Ibm Deutschland Gmbh, 7000 Stuttgart | Schieberegister fuer pruef- und test-zwecke |
JPS5745750A (en) * | 1980-09-01 | 1982-03-15 | Fanuc Ltd | Transmission switching device having open line detecting function and industrial robot using said device |
JPS57182855A (en) * | 1981-05-07 | 1982-11-10 | Toshiba Corp | Operation confirming system for one-chip microcomputer |
JPS5928725A (ja) * | 1982-08-09 | 1984-02-15 | Hitachi Ltd | 論理方式 |
US4542505A (en) * | 1983-11-14 | 1985-09-17 | Burroughs Corporation | Adjustable system for skew comparison of digital signals |
US4602210A (en) * | 1984-12-28 | 1986-07-22 | General Electric Company | Multiplexed-access scan testable integrated circuit |
-
1986
- 1986-04-10 US US06/850,189 patent/US4698830A/en not_active Expired - Fee Related
-
1987
- 1987-02-20 JP JP62035962A patent/JPS62243037A/ja active Granted
- 1987-02-27 CA CA000530803A patent/CA1260079A/en not_active Expired
- 1987-03-04 EP EP87103051A patent/EP0240719B1/de not_active Expired
- 1987-03-04 DE DE8787103051T patent/DE3776178D1/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0240719A3 (en) | 1989-11-29 |
US4698830A (en) | 1987-10-06 |
CA1260079A (en) | 1989-09-26 |
EP0240719A2 (de) | 1987-10-14 |
JPS62243037A (ja) | 1987-10-23 |
EP0240719B1 (de) | 1992-01-22 |
JPH0544690B2 (de) | 1993-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3776178D1 (de) | Schieberegistersignalspeicheranordnung zur erhoehten pruefbarkeit in differentialer kaskadenspannungsschalterschaltung. | |
DE3750329D1 (de) | Signalausleseschaltung. | |
DE69028395D1 (de) | Konfigurierbare zellenanordnung | |
DE68913610D1 (de) | Abtastbare Register-/Verriegelungsschaltung. | |
DE3789013D1 (de) | Zusammengesetzter analysator-tester. | |
DE3774253D1 (de) | Spannungsschalter in mos-technologie. | |
DE69021745D1 (de) | Schaltung zur Prüfbarkeit. | |
MX157034A (es) | Mejoras en probador de pozos | |
DE3788586D1 (de) | Schaltung zur Prüfung des Eingangsspannungssignals für eine halbleiterintegrierte Schaltung. | |
DE68922210D1 (de) | Signalbearbeitungsschaltungen. | |
DE68924304D1 (de) | Schaltung zur Prüfung von durch Mikrobefehle gesteuerten Schaltungsblöcken. | |
DE3876842D1 (de) | Signalleseschaltung. | |
ES526790A0 (es) | Perfeccionamientos en circuitos de deteccion de senal | |
DE3674981D1 (de) | Testschaltung fuer einen differential-kaskaden-spannungsschalter. | |
DE3485260D1 (de) | Schieberegister. | |
FI881031A0 (fi) | Foerbaettringar till munstycken foer injektion av aemnen in i vaetskor. | |
DE68915284D1 (de) | Testen von schaltungen. | |
AR231771A1 (es) | Mejoras en aparatos de senales | |
DE59005395D1 (de) | Anordnung zur Hochspannungsmessung. | |
ES497910A0 (es) | Sistema de retencion de datos en circuitos digitales | |
DE3879889D1 (de) | Testmeter. | |
ATA384383A (de) | Signalabtastschaltung | |
ES491962A0 (es) | Perfeccionamientos en circuitos conmutadores | |
DE3650136D1 (de) | Schaltung zur Speicherschaltzustanderkennung. | |
DE3485478D1 (de) | Schieberegisterstufe. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |