DE3580496D1 - Logische schaltung. - Google Patents

Logische schaltung.

Info

Publication number
DE3580496D1
DE3580496D1 DE8585301311T DE3580496T DE3580496D1 DE 3580496 D1 DE3580496 D1 DE 3580496D1 DE 8585301311 T DE8585301311 T DE 8585301311T DE 3580496 T DE3580496 T DE 3580496T DE 3580496 D1 DE3580496 D1 DE 3580496D1
Authority
DE
Germany
Prior art keywords
logical circuit
logical
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8585301311T
Other languages
English (en)
Inventor
Katsuhiko Suyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE3580496D1 publication Critical patent/DE3580496D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0952Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using Schottky type FET MESFET
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01Modifications for accelerating switching
    • H03K19/017Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356Bistable circuits
    • H03K3/356017Bistable circuits using additional transistors in the input circuit
    • H03K3/356052Bistable circuits using additional transistors in the input circuit using pass gates
    • H03K3/35606Bistable circuits using additional transistors in the input circuit using pass gates with synchronous operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
  • Static Random-Access Memory (AREA)
  • Junction Field-Effect Transistors (AREA)
DE8585301311T 1984-02-29 1985-02-27 Logische schaltung. Expired - Fee Related DE3580496D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59037460A JPS60182759A (ja) 1984-02-29 1984-02-29 論理回路

Publications (1)

Publication Number Publication Date
DE3580496D1 true DE3580496D1 (de) 1990-12-20

Family

ID=12498133

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585301311T Expired - Fee Related DE3580496D1 (de) 1984-02-29 1985-02-27 Logische schaltung.

Country Status (6)

Country Link
US (1) US4656611A (de)
EP (1) EP0153860B1 (de)
JP (1) JPS60182759A (de)
KR (1) KR890004454B1 (de)
CA (1) CA1246694A (de)
DE (1) DE3580496D1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3569859D1 (en) * 1985-12-24 1989-06-01 Fujitsu Ltd Logic circuit
US6127857A (en) * 1997-07-02 2000-10-03 Canon Kabushiki Kaisha Output buffer or voltage hold for analog of multilevel processing

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5080734A (de) * 1973-11-14 1975-07-01
DE2657561B1 (de) * 1976-12-18 1978-04-13 Ibm Deutschland Nachlade-Referenzschaltungsanordnung fuer einen Halbleiterspeicher
US4355377A (en) * 1980-06-30 1982-10-19 Inmos Corporation Asynchronously equillibrated and pre-charged static ram

Also Published As

Publication number Publication date
KR850006789A (ko) 1985-10-16
EP0153860B1 (de) 1990-11-14
EP0153860A2 (de) 1985-09-04
JPS60182759A (ja) 1985-09-18
EP0153860A3 (en) 1987-09-30
CA1246694A (en) 1988-12-13
US4656611A (en) 1987-04-07
KR890004454B1 (ko) 1989-11-04
JPH0428179B2 (de) 1992-05-13

Similar Documents

Publication Publication Date Title
FI853410A0 (fi) Kopplingsanordning.
DE3587715D1 (de) Integrierte Schaltung.
FI850868A0 (fi) Elektroniskt stroe-system.
DE3769564D1 (de) Logische schaltung.
DE3578811D1 (de) Gedruckte schaltung.
DE3481880D1 (de) Schaltkreis.
DE3779784D1 (de) Logische schaltung.
DE3577789D1 (de) Dekodierschaltung.
DE3583178D1 (de) Gedruckte leiterplatte.
DE3584397D1 (de) Verriegelungsschaltung.
DE3575246D1 (de) Stromflussumkehrschaltkreis.
DE3689462D1 (de) Logische Schaltung.
DE3581094D1 (de) Logische addierschaltung.
DE3688564D1 (de) Sequentielle logische schaltung.
NO854793L (no) Arbitrasje-krets.
DE3580661D1 (de) Dekodierungsschaltung.
DE3577967D1 (de) Modul-schaltkreis.
FI852164A0 (fi) Kopplingsanordning.
DE3485292D1 (de) Lade-entladekreis.
DE3485535D1 (de) Multiplizierschaltung.
FI841558A0 (fi) Kopplingsanordning.
DE3482535D1 (de) Logische schaltungsanordnung.
DE3584720D1 (de) Majoritaetsschaltung.
DE3686073D1 (de) Logischer schaltkreis.
DE3673138D1 (de) Logische schaltung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee