CN204538014U - A kind of COB binding board - Google Patents
A kind of COB binding board Download PDFInfo
- Publication number
- CN204538014U CN204538014U CN201420791633.4U CN201420791633U CN204538014U CN 204538014 U CN204538014 U CN 204538014U CN 201420791633 U CN201420791633 U CN 201420791633U CN 204538014 U CN204538014 U CN 204538014U
- Authority
- CN
- China
- Prior art keywords
- thickness
- lead frame
- aluminium lamination
- copper foil
- foil layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Landscapes
- Led Device Packages (AREA)
Abstract
Description
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201420791633.4U CN204538014U (en) | 2014-12-12 | 2014-12-12 | A kind of COB binding board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201420791633.4U CN204538014U (en) | 2014-12-12 | 2014-12-12 | A kind of COB binding board |
Publications (1)
Publication Number | Publication Date |
---|---|
CN204538014U true CN204538014U (en) | 2015-08-05 |
Family
ID=53751984
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201420791633.4U Expired - Fee Related CN204538014U (en) | 2014-12-12 | 2014-12-12 | A kind of COB binding board |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN204538014U (en) |
-
2014
- 2014-12-12 CN CN201420791633.4U patent/CN204538014U/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2693472A3 (en) | Power semiconductor module and its method of manufacturing | |
JP2010153505A5 (en) | ||
JP2012039090A5 (en) | ||
CN206282838U (en) | The integrated encapsulation structure of passive device and active device | |
JP2006339559A5 (en) | ||
JP2010192653A5 (en) | ||
CN203659838U (en) | Heat radiation structure used for PoP packaging | |
CN103489655B (en) | A kind of Novel planar array multi-core series-parallel solid tantalum capacitor and manufacture method thereof | |
CN206532771U (en) | Cooling type semiconductor device | |
CN204538014U (en) | A kind of COB binding board | |
CN103779343A (en) | Power semiconductor module | |
CN203871315U (en) | Electronic equipment | |
CN202633053U (en) | Multi-core-set ceramic capacitor | |
CN104779224B (en) | A kind of QFN encapsulating structures of power device | |
CN204516748U (en) | A kind of QFN encapsulating structure of power device | |
CN202633056U (en) | -type ceramic capacitor | |
CN203746841U (en) | Power semiconductor module | |
CN204011481U (en) | The separated also high reflectance circuit board of integrated LED chip of electric heating | |
CN201608174U (en) | System-in-package structure of semiconductor device | |
CN102802362A (en) | Production process of composite circuit board and novel composite circuit board | |
CN203573987U (en) | SMD diode | |
CN204303820U (en) | Silicon radiation detector encapsulating structure | |
CN101937898A (en) | Rectifier structure for moisture protection | |
CN203260633U (en) | LED package structure requiring no welding line | |
CN206532770U (en) | The new SOP structures of chip package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20161012 Address after: 518101, Guangdong, Shenzhen, Baoan District Songgang Street East community field fog fog Gang Huafeng hi tech park, No. 1 building, two floor Patentee after: Shenzhen poly imaging Co., Ltd. Address before: 518105, Guangdong, Shenzhen, Baoan District Songgang Street East community, Daejeon Industrial Zone (colorful section) A1 building, B District, two, third floor Patentee before: Shenzhen United Opto-Electronic Co., Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150805 Termination date: 20161212 |