CN203465927U - HDMI-based LED display screen control system - Google Patents
HDMI-based LED display screen control system Download PDFInfo
- Publication number
- CN203465927U CN203465927U CN201320604170.1U CN201320604170U CN203465927U CN 203465927 U CN203465927 U CN 203465927U CN 201320604170 U CN201320604170 U CN 201320604170U CN 203465927 U CN203465927 U CN 203465927U
- Authority
- CN
- China
- Prior art keywords
- display screen
- hdmi
- led display
- data
- hdmi interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The utility model discloses an HDMI-based LED display screen control system. An external HDMI audio and video signal is input through the input terminal of an HDMI control unit; an external system control signal is input through the input terminal of an RS232 communication unit; the output terminal of the HDMI control unit and the output terminal of the RS232 communication unit are connected to a microcontroller; the microcontroller stores HDMI audio and video data to a memorizer which is connected with the microcontroller based on the input system control signal; an FPGA unit which is connected with the memorizer is connected with a display screen driving unit; the FPGA unit sends the audio and video data in the memorizer to the display screen driving unit in batches; and the display screen driving unit drives a display screen to work based on the received data. The synchronous display between the LED display screen and a multimedia terminal is realized; not only cost can be reduced, but also the LED display screen control system has very high feasibility and flexibility; and engineering construction is done easily.
Description
Technical field
The utility model relates to a kind of LED display control system based on HDMI interface.
Background technology
At present, the control for synchronous LED display screen is divided into two kinds.Be a traditional control system, system need to be used sending card, and then sending card is connected to the DVI display interface acquisition demonstration data of computing machine, shows like this with graphoscope Complete Synchronization.When this situation, opertaing device must be with DVI display interface.So, if control LED display with notebook computer, just need notebook computer to possess DVI display interface.Another is to plug control card on computer PCI slot, with the form of network interface card, controls, and this kind of control card need to not obtain data from DVI display interface, but utilizes twisted-pair feeder to transmit data.This system is installed a software in computing machine, reads the data in video memory region with certain frequency, and the receiving card by Internet Transmission to display screen shows.These two kinds of control modes all need the interface of professional PC equipment and specialty to control above, and LED display control system based on HDMI interface can be simplified the control of LED display, make some portable equipments as notebook computer, mobile phone, the equipment such as PAD can simply be controlled LED display.
HDMI (High Definition Multimedia Interface) (High Definition Multimedia Interface) is a kind of digitized video/audio interface technology, it is the tailored version digital interface that is applicable to image transmission, it can transmit audio frequency and video-audio signal simultaneously, and the maximum data transmission speed is 5Gbps.Simultaneously without transmitting at signal advance row D/A or mould/number conversion.
Utility model content
The utility model object is to provide a kind of LED display control system based on HDMI interface, and it has realized the simultaneous display between LED display and multimedia terminal, both can reduce costs, and has again very high feasibility and dirigibility, is easy to engineering construction.
In order to solve these problems of the prior art, the technical scheme that the utility model provides is:
A kind of LED display control system based on HDMI interface, control system comprises: HDMI interface control unit, microcontroller, storer, FPGA unit, RS232 communication unit and display screen driver element, outside HDMI audio-video signal is inputted by the input end of HDMI interface control unit, outside system control signal is inputted by the input end of RS232 communication unit, described HDMI interface control unit, the output terminal access microcontroller of RS232 communication unit, microcontroller is stored in HDMI audio, video data in the storer being connected with microprocessor according to the system control signal of input, the FPGA unit connected with storer is connected display screen driver element, FPGA unit is sent to the audio, video data in storer in display screen driver element in batches, display screen driver element is again according to the data-driven display screen work receiving.
For technique scheme, utility model people also has further optimization embodiment.
As optimization, described HDMI interface has comprised three for the TMDS transmission channel, one of transmitting data independently TMDS clock passage and required unified sequential while guaranteeing transmission.
Further, within a clock period, each TMDS passage can transmit the data stream of 10bit, and HDMI interface is encoded with R, G, B, H, five kinds of signals of V vision signal by TMDS technology.The transmission of three TMDS transmission channels R, G, B three primary colors, H, V are coded in the transmission of B signalling channel the inside, and the unnecessary position of R, G is used for transmission of audio signal.
As optimization, described storer is SDRAM storer, and MCU reads audio, video data in real time from HDMI control interface, according to certain data layout, writes in FIFO, and the data in FIFO are read and deposited in SDRAM under the effect of controller.
Further, FPGA unit reads corresponding demonstration data from SDRAM, thereby to the display screen driver element for the work of driving LED display screen, is presented at LED display with the formal output of shift register output.
Further, described LED display driver element is PWM gray-scale Control register.
With respect to scheme of the prior art, the utility model has the advantages that:
The utility model has been described a kind of LED display control system based on HDMI interface, it is introduced audio, video data and data stream is cut apart to storage by HDMI interface, microprocessor is realized the data after cutting apart is carried out to piecemeal demonstration in conjunction with FPGA unit, system control signal is introduced this LED display control system by RS232 interface, realized the simultaneous display between LED display and multimedia terminal, both can reduce costs, there is again very high feasibility and dirigibility, be easy to engineering construction.
Accompanying drawing explanation
Below in conjunction with drawings and Examples, the utility model is further described:
Fig. 1 is the structural principle block diagram of the utility model embodiment;
Fig. 2 is the Data Stream Processing schematic diagram between HDMI interface control unit and outside input HDMI audio, video data in the utility model embodiment;
Fig. 3 is the workflow schematic diagram of FPGA unit and display screen driver element in the utility model embodiment.
Embodiment
Below in conjunction with specific embodiment, such scheme is described further.Should be understood that these embodiment are not limited to limit scope of the present utility model for the utility model is described.The implementation condition adopting in embodiment can be done further adjustment according to the condition of concrete producer, and not marked implementation condition is generally the condition in normal experiment.
embodiment:
The present embodiment has been described a kind of LED display control system based on HDMI interface, its theory diagram as shown in Figure 1, control system comprises: HDMI interface control unit, microcontroller, storer, FPGA unit, RS232 communication unit and display screen driver element, outside HDMI audio-video signal is inputted by the input end of HDMI interface control unit, outside system control signal is inputted by the input end of RS232 communication unit, described HDMI interface control unit, the output terminal access microcontroller of RS232 communication unit, microcontroller is stored in HDMI audio, video data in the storer being connected with microprocessor according to the system control signal of input, the FPGA unit connected with storer is connected display screen driver element, FPGA unit is sent to the audio, video data in storer in display screen driver element in batches, display screen driver element is again according to the data-driven display screen work receiving.
As shown in Figure 2, described HDMI interface has comprised three for the TMDS transmission channel, one of transmitting data independently TMDS clock passage and required unified sequential while guaranteeing transmission for Data Stream Processing schematic diagram between HDMI interface control unit and outside input HDMI audio, video data.
Within a clock period, each TMDS passage can transmit the data stream of 10bit, and HDMI interface is encoded with R, G, B, H, five kinds of signals of V vision signal by TMDS technology.The transmission of three TMDS transmission channels R, G, B three primary colors, H, V are coded in the transmission of B signalling channel the inside, and the unnecessary position of R, G is used for transmission of audio signal.
The present embodiment designs based on HDMI 1.3 technology, clock frequency is 340MHz, the data that is to say TMDS passage multipotency transmission 340MHz * 10bit=3.4Gbit per second, 3 TMDS passages just can transmit the data of 3.4 * 3=10.2Gbit for one second.
The source code form of HDMI input in the present embodiment comprises video pixel data (8), controls data (2) and packet (4).Wherein in packet, include voice data and side information data.Data transmission procedure can be divided into three parts: video data transmitting phase, island data transfer period and control data transmission phase.
1. video data transmitting phase: transmit video pixel signal on HDMI data line, vision signal is through coding, generates 3 tunnels (3 the TMDS data message passage ，Mei road 8) video data stream of totally 24, is input in HDMI transmitter.The vision signal of 24 pixels is by TMDS channel transfer, the Signal coding of 8, every passage is converted to 10, in each 10 pixel clock cycle, transmit a minimized burst, vision signal is modulated to TMDS data-signal and sends out, and is finally transferred to LED display control program.
2. island data transfer period: on TMDS passage except video data, also have voice data and auxiliary data, every 4 of these data are one group, form 4 bit data bags above-mentioned, packet is the same with video data, be modulated to 10 one group TMDS signal after send.Video data transmitting phase and island data transfer period all start from a GuardBand guard band, and GuardBand is comprised of 2 special characters, and the object of design is that the redirect after clearly limiting the control data transmission phase is the video data transmitting phase like this.
3. control data transmission phase: in the above between any two data transfer cycles, the control data that each TMDS passage comprises 2, this altogether control data of 6 to be respectively HSYNC(capable synchronous), VSYNC(field synchronization), CTL0, CTL1, CTL2 and CTL3.The control data that each TMDS passage comprises 2, employing is from the coding method of 2 to 10, in the last stage of each control cycle, the file header that CTL0, CTL1, CTL2 and CTL3 form, illustrates that next cycle is video data transmitting phase or island data transfer period.
Described storer is SDRAM storer.
The workflow of FPGA unit and display screen driver element as shown in Figure 3.Microprocessor reads audio, video data in real time from HDMI interface control unit, according to certain data layout, writes in FIFO, and the data in FIFO are read and deposited in SDRAM under the effect of microprocessor.Simultaneously FPGA reads corresponding demonstration data from SDRAM, with the formal output of shift register output in the PWM gray-scale Control register (display screen driver element) of LED display, thereby show.The present embodiment adopts completely dynamic Memory Allocation mechanism, i.e., during each module request, if not same module data, can be assigned to a new internal memory, once and the data of this internal memory are no longer valid, discharge this piece internal memory.Like this, every internal memory has the attribute of oneself.Bus scheduling is the core of this module, and the situation that takies that must accurate Calculation bus bandwidth is overflowed or reads empty phenomenon to guarantee that each storage area there will not be.
Above-mentioned example is only explanation technical conceive of the present utility model and feature, and its object is to allow person skilled in the art can understand content of the present utility model and implement according to this, can not limit protection domain of the present utility model with this.All equivalent transformations of doing according to the utility model Spirit Essence or modification, within all should being encompassed in protection domain of the present utility model.
Claims (6)
1. the LED display control system based on HDMI interface, it is characterized in that, control system comprises: HDMI interface control unit, microcontroller, storer, FPGA unit, RS232 communication unit and display screen driver element, outside HDMI audio-video signal is inputted by the input end of HDMI interface control unit, outside system control signal is inputted by the input end of RS232 communication unit, described HDMI interface control unit, the output terminal access microcontroller of RS232 communication unit, microcontroller is stored in HDMI audio, video data in the storer being connected with microprocessor according to the system control signal of input, the FPGA unit connected with storer is connected display screen driver element, FPGA unit is sent to the audio, video data in storer in display screen driver element in batches, display screen driver element is again according to the data-driven display screen work receiving.
2. the LED display control system based on HDMI interface according to claim 1, it is characterized in that, described HDMI interface has comprised three for the TMDS transmission channel, one of transmitting data independently TMDS clock passage and required unified sequential while guaranteeing transmission.
3. the LED display control system based on HDMI interface according to claim 1, it is characterized in that, within a clock period, each TMDS passage can transmit the data stream of 10bit, HDMI interface is encoded with R, G, B, H, five kinds of signals of V vision signal by TMDS technology, the transmission of three TMDS transmission channels R, G, B three primary colors, H, V are coded in the transmission of B signalling channel the inside, and the unnecessary position of R, G is used for transmission of audio signal.
4. the LED display control system based on HDMI interface according to claim 1, it is characterized in that, described storer is SDRAM storer, MCU reads audio, video data in real time from HDMI control interface, according to certain data layout, write in FIFO, the data in FIFO are read and are deposited in SDRAM under the effect of controller.
5. the LED display control system based on HDMI interface according to claim 1, it is characterized in that, FPGA unit reads corresponding demonstration data from SDRAM, thereby to the display screen driver element for the work of driving LED display screen, is presented at LED display with the formal output of shift register output.
6. the LED display control system based on HDMI interface according to claim 5, is characterized in that, described LED display driver element is PWM gray-scale Control register.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320604170.1U CN203465927U (en) | 2013-09-27 | 2013-09-27 | HDMI-based LED display screen control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320604170.1U CN203465927U (en) | 2013-09-27 | 2013-09-27 | HDMI-based LED display screen control system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203465927U true CN203465927U (en) | 2014-03-05 |
Family
ID=50178276
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201320604170.1U Expired - Fee Related CN203465927U (en) | 2013-09-27 | 2013-09-27 | HDMI-based LED display screen control system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203465927U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103745683A (en) * | 2013-09-27 | 2014-04-23 | 中傲智能科技（苏州）有限公司 | LED display screen control system based on HDMI interface |
| CN107863063A (en) * | 2017-12-12 | 2018-03-30 | 太仓鼎诚电子科技有限公司 | Color LED large screen display system based on FPGA |
| CN110264945A (en) * | 2019-06-27 | 2019-09-20 | 上海灵信视觉技术股份有限公司 | A kind of vehicle mounted LED screen control system |
-
2013
- 2013-09-27 CN CN201320604170.1U patent/CN203465927U/en not_active Expired - Fee Related
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103745683A (en) * | 2013-09-27 | 2014-04-23 | 中傲智能科技（苏州）有限公司 | LED display screen control system based on HDMI interface |
| CN103745683B (en) * | 2013-09-27 | 2016-09-21 | 中傲智能科技（苏州）有限公司 | LED display control system based on HDMI |
| CN107863063A (en) * | 2017-12-12 | 2018-03-30 | 太仓鼎诚电子科技有限公司 | Color LED large screen display system based on FPGA |
| CN110264945A (en) * | 2019-06-27 | 2019-09-20 | 上海灵信视觉技术股份有限公司 | A kind of vehicle mounted LED screen control system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103745683B (en) | LED display control system based on HDMI | |
| US11741916B2 (en) | Video frame rate compensation through adjustment of timing of scanout | |
| CN109032494B (en) | Intelligent interaction system, writing track display method and device, tablet and medium | |
| CN102349100B (en) | Multi-monitor display | |
| CN201576432U (en) | Multi-media display control unit | |
| CN102413322A (en) | Avionics digital video bus (ADVB) framing system and method based on line synchronization | |
| CN102611869A (en) | Output-oriented network transmission technique of multi-screen splicing system | |
| CN203465927U (en) | HDMI-based LED display screen control system | |
| CN101299183A (en) | Packet based video display interface enumeration method | |
| CN102667667A (en) | Method and system for display output stutter | |
| CN209373557U (en) | Intelligent interactive system and intelligent interaction plate | |
| CN105376512A (en) | Signal conversion device based on programmable logic device | |
| CN104360511A (en) | MIPI module test method and test system realizing two modes | |
| CN105468320B (en) | A kind of black and white screen display methods, device and intelligent terminal based on Android platform | |
| CN102520901B (en) | Data acquisition and storage method, data acquisition and storage system and data acquisition and storage device for naked eye 3D (three-dimensional) display | |
| CN104240630A (en) | Electronic device and picture updating method thereof | |
| CN201255933Y (en) | Digital network interactive teaching system | |
| CN203038640U (en) | LED large screen synchronous display system based on FPGA | |
| KR102070223B1 (en) | Media-Facade system and method of controlling the same | |
| CN101635844B (en) | Image data transmission method and device | |
| CN202488592U (en) | Real-time high definition video transmitter | |
| CN204305204U (en) | A kind of CameraLink-DVI video converter | |
| CN108234885B (en) | Synchronous control image generation system | |
| CN204539307U (en) | The device of VIDEO and the COMMAND function of MIPI signal is realized based on FPGA | |
| CN102419700A (en) | Video loop-out device for computers |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140305 Termination date: 20180927 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |