CN203396792U - Chip-packaging general test seat - Google Patents
Chip-packaging general test seat Download PDFInfo
- Publication number
- CN203396792U CN203396792U CN201320484176.XU CN201320484176U CN203396792U CN 203396792 U CN203396792 U CN 203396792U CN 201320484176 U CN201320484176 U CN 201320484176U CN 203396792 U CN203396792 U CN 203396792U
- Authority
- CN
- China
- Prior art keywords
- carrier module
- row
- chip
- load
- matrix
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Testing Of Individual Semiconductor Devices (AREA)
Abstract
The utility model relates to a chip-packaging general test seat. The test seat includes a load-module matrix comprised of M-row and N-column load modules and M row-load-module-shared handles. The load-module matrix is fixed on a chip test evaluation board and contact matrixes are arranged on the load modules. Each row-load-module-shared handle includes an operation rod part and a rotating rod part, which are mutually connected. The rotating rod part of each row-load-module-shared handle penetrates through a cavity defined by a groove at one side of the bottom face of a top board of row load modules at a corresponding row, the side face of a convex-type plywood and a groove at the upper surface of a bottom plate. When the row-load-module-shared handles are rotated, the convex-type plywoods at corresponding rows can be pushed to move. In the chip-packaging general test seat, standard chip test seat load modules, provided with configurative contacts, are used as a basic unit in testing a burn-in socket. A user can match each pin matrix of a chip through configuring contacts of each load module so that the chip-packaging general test seat is high in universality, high in chip test efficiency and safe and reliable.
Description
Technical field
The utility model belongs to chip encapsulation technology field, relates to a kind of chip package universal test seat.
Background technology
Chip test base (socket) is that the electric property of chip and function are tested to used chip bearing device.It is mainly used in chip testing evaluation board, plays the function that connects chip and pcb board.Standard chips test bench of the prior art (socket) generally comprises top board, convex clamping plate, base plate and handle; Convex clamping plate are between top board and base plate, and three forms carrier module, configure contact matrix on carrier module; Handle partly consists of interconnective control lever part and bull stick; The cavity that bull stick is partly positioned at the groove of top board bottom surface one side, the groove of the Yi Ge side of convex clamping plate and plate upper surface one side forms; The pin of chip under test is inserted in carrier module Shang contact, by contact matrix, is realized and being electrically connected to chip testing evaluation board.This chip test base can only, for carrying standard chips, be connected it with chip testing evaluation board.If chip package is non-standard encapsulation, normally, according to the package dimension of chip and a chip test base matching of pinout customization, the test bench technological requirement of realization is high by this way, the cycle is long, expense is high.
Summary of the invention
The technical problems to be solved in the utility model is to provide a kind of chip package universal test seat that can meet non-standard packaged chip and many pins of large scale chip bearing.
In order to solve the problems of the technologies described above, chip package universal test seat of the present utility model comprises the carrier module matrix that the capable N row of M carrier module forms, and M row carrier module shares handle, and wherein M, N are natural number; Carrier module matrix is fixed in chip testing evaluation board, and each carrier module configuration contact matrix; Row carrier module shares handle and partly consists of interconnective control lever part and bull stick, each row carrier module shares the bull stick part of handle through the groove of each carrier module top board bottom surface one side of corresponding row, in the cavity that the groove of the Yi Ge side of convex clamping plate and plate upper surface one side forms, the convex clamping plate that the shared handle of rotation row carrier module can promote each carrier module of corresponding row move.
The opposite side upper surface of described carrier module base plate is with two projections, and the space between two projection corresponding surfaces forms gathering sill, and convex clamping plate opposite side is with orienting lug; When the shared handle promotion of rotation row carrier module convex clamping plate move, orienting lug moves along gathering sill.
Described carrier module Shang contact matrix is square matrices.
The bull stick part xsect that described row carrier module shares handle is more than half circle.When the shared handle of each row carrier module of rotation is confined it, bull stick part xsect semicircle plane when initial turns to semicircle plane parallel in convex clamping plate upper and lower surface state perpendicular to convex clamping plate upper and lower surface state, and in this process, bull stick partly promotes convex clamping plate and moves.
Chip pin is inserted in the contact of carrier module matrix, confine all row carrier modules and share handle, make chip pin clamped, all pins of chip are linked in chip testing evaluation board by contact, can utilize chip testing evaluation board to test the electric property of chip and function.The utility model is selected has the standard chips test bench carrier module of configurable contact as the base unit of test socket burnt-in seat.User can be by the contact of each carrier module of configuration, each pin matrix of matching chip, and highly versatile, chip testing efficiency is high, safe and reliable.
Accompanying drawing explanation
Below in conjunction with the drawings and specific embodiments, the utility model is described in further detail.
Fig. 1 is that standard chips test bench forms structural drawing.
Fig. 2 is base plate and the handle arrangement mode schematic diagram of chip package universal test seat of the present utility model.
Fig. 3 is chip package universal test seat one-piece construction schematic diagram of the present utility model.
Fig. 4 is chip pin arrangement scheme schematic diagram.
Embodiment
As shown in Figure 1, standard chips test bench is comprised of 4 parts and accessory, comprises top board 1, convex clamping plate 2, base plate 3 and handle 4.Convex clamping plate 2 are between top board 1 and base plate 3, and three forms standard carrier module; Handle consists of interconnective control lever part 42 and bull stick part 41; The cavity that bull stick part 41 is positioned at top board 1 groove 13 of bottom surface one side, the groove of the side 22 of convex clamping plate 2 and base plate 3 upper surface one sides 31 forms.Wherein top board 1, convex clamping plate 2, base plate 3 are standard chips test bench carrier module structure, can guarantee the stability of electrical equipment link.
As shown in Figure 2,3, 4, chip package universal test seat of the present utility model comprises the carrier module matrix that the capable N row of M standard carrier module forms, and M row carrier module shares handle 8.Wherein M, N are natural number, and the size of numerical value does not have strict restriction, determines as required.Carrier module matrix is fixed in chip testing evaluation board (not shown), and each carrier module configuration contact matrix.
Described carrier module consists of top board 1, convex clamping plate 2, base plate 3, and convex clamping plate 2 are between top board 1 and base plate 3.On top board 1, dispose pin hole matrix 11; On convex clamping plate 2, dispose the pin folder hole matrix 23 corresponding to pin hole matrix 11, in each pin folder hole, with pin, press from both sides 24; On base plate 3, dispose the solder joint hole matrix 35 corresponding to pin hole matrix 11, pin Jia24 lower end forms solder joint through the part of solder joint hole matrix 35; The pin folder hole matrix 23 of the pin hole matrix 11 of top board 1, convex clamping plate 2, the common formation of the solder joint hole matrix of base plate 3 35 contact matrix.Top board 1, convex clamping plate 2, base plate 3 are fixed in chip testing evaluation board (not shown) by screw 5, solder joint welding in the pad of chip testing evaluation board and solder joint hole matrix 35.
Row carrier module shares handle 8 and consists of bull stick part 81 and control lever part 82.The xsect in whole or in part of bull stick part 81 is semicircle, cam-shaped, or other can promote the shape that convex clamping plate 2 move when bull stick partly rotates.Each row carrier module shares the bull stick part 81 of handle 8 in the cavity of groove 31 formations of corresponding row carrier module top board 1 groove 13 of bottom surface one side, the Yi Ge side 22 of convex clamping plate and base plate 3 upper surface one sides.The opposite side upper surface of base plate 3 is with two projections 32,33, and the space between projection 32,33 opposite faces forms gathering sill 34, and convex clamping plate 2 opposite sides are with orienting lug 21.When the shared handle 8 promotion convex clamping plate 2 of rotation row carrier module move, the orienting lug 21 of these each convex clamping plate of row carrier module moves along corresponding gathering sill 34, the all pins of chip are clamped by the pin folder 24 in pin folder hole matrix 23 on convex clamping plate 2, thereby chip is fixed on carrier module matrix.
The utility model adopts the PGA(contact pin grid array packages technology of plug-in mounting pin) ceramic package.Described encapsulation should meet 3 requirements.The one, need to arrange chip pin 7 according to matrix-style; The 2nd, more than chip pin 7 is divided into, group pin matrixes 6 and every group of pin matrix 6 physical dimension are identical; The 3rd, respectively to organize pin matrix 6 and need on transverse and longitudinal both direction, align also in a certain distance apart from one another, the test socket burnt-in seat physical dimension of described required distance reference standard encapsulation determines.According to encapsulation requirement, can arrange pin discharge according to chip real needs.
As shown in Figure 4, be that size is larger, the chip that number of pins is more.The utility model can be arranged chip pin with matrix form, each pin matrix 6 is less than standard carrier module contact matrix, each pin matrix 6 transverse and longitudinal number of pins is less than standard carrier module transverse and longitudinal number of contacts, pin interval A in described pin matrix 6 is constant, and meets the contact distance of standard carrier module.In pin matrix 6, pin can be not full up.A plurality of pin matrixes 6 are arranged according to constant interval B and C, and transverse and longitudinal need be greater than the transverse and longitudinal physical dimension of standard carrier module apart from E and F.Concrete chip package pin design can be determined matrix size and size according to actual conditions under prerequisite meeting described requirement.
During the design of chip testing evaluation board (pcb board) discharge carrier module, standard carrier module is designed according to the equidistant discharge of transverse and longitudinal, according to chip pin, design determines transverse and longitudinal distance.According to the length of the line number amount configuration handle of standard carrier module.The control lever part of handle need to be outside chip package, in order to avoid cannot operating grip.
Claims (4)
1. a chip package universal test seat, is characterized in that the carrier module matrix that comprises that the capable N row of M carrier module forms, M the shared handle (8) of row carrier module, and wherein M, N are natural number; Carrier module matrix is fixed in chip testing evaluation board, and each carrier module configuration contact matrix; Row carrier module shares handle (8) and consists of interconnective control lever part (82) and bull stick part (81), each row carrier module shares the bull stick part (81) of handle (8) through the groove (13) of each carrier module top board (1) bottom surface one side of corresponding row, in the cavity that the groove (31) of the Yi Ge side (22) of convex clamping plate (2) and base plate (3) upper surface one side forms, the convex clamping plate (2) that the shared handle (8) of rotation row carrier module can promote each carrier module of corresponding row move.
2. chip package universal test seat according to claim 1, it is characterized in that the opposite side upper surface of described carrier module base plate (3) is with two projections (32,33), space between two projections (32,33) corresponding surface forms gathering sill (34), and convex clamping plate (2) opposite side is with orienting lug (21); When shared handle (8) promotion of rotation row carrier module convex clamping plate move, orienting lug (21) moves (34) along gathering sill.
3. chip package universal test seat according to claim 1, is characterized in that described carrier module Shang contact matrix is square matrices.
4. chip package universal test seat according to claim 1, is characterized in that bull stick part (81) xsect of the shared handle (8) of described row carrier module is more than half circle.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320484176.XU CN203396792U (en) | 2013-08-08 | 2013-08-08 | Chip-packaging general test seat |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320484176.XU CN203396792U (en) | 2013-08-08 | 2013-08-08 | Chip-packaging general test seat |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203396792U true CN203396792U (en) | 2014-01-15 |
Family
ID=49908314
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201320484176.XU Expired - Lifetime CN203396792U (en) | 2013-08-08 | 2013-08-08 | Chip-packaging general test seat |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203396792U (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104270708A (en) * | 2014-09-18 | 2015-01-07 | 湖北泰晶电子科技股份有限公司 | Guide comb plate fixture for producing prime chips of tuning fork type resonator |
CN104267218A (en) * | 2014-10-11 | 2015-01-07 | 中国航天科工集团第三研究院第八三五七研究所 | BGA package test socket with pin testing function |
CN104316859A (en) * | 2014-11-06 | 2015-01-28 | 山东华芯半导体有限公司 | Chip testing equipment with high universality |
-
2013
- 2013-08-08 CN CN201320484176.XU patent/CN203396792U/en not_active Expired - Lifetime
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104270708A (en) * | 2014-09-18 | 2015-01-07 | 湖北泰晶电子科技股份有限公司 | Guide comb plate fixture for producing prime chips of tuning fork type resonator |
CN104267218A (en) * | 2014-10-11 | 2015-01-07 | 中国航天科工集团第三研究院第八三五七研究所 | BGA package test socket with pin testing function |
CN104267218B (en) * | 2014-10-11 | 2017-09-15 | 中国航天科工集团第三研究院第八三五七研究所 | A kind of BGA package test jack for possessing pin test function |
CN104316859A (en) * | 2014-11-06 | 2015-01-28 | 山东华芯半导体有限公司 | Chip testing equipment with high universality |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN203445108U (en) | Chip packaging and switching board and circuit board with chip packaging and switching board | |
CN104316859A (en) | Chip testing equipment with high universality | |
CN203396792U (en) | Chip-packaging general test seat | |
CN201340434Y (en) | Test jig used in mounting type packaged semiconductor power device | |
CN205049602U (en) | Two -sided pin array semiconductor chip test fixture | |
CN203616347U (en) | Electronic component test fixture | |
CN202103321U (en) | Relay control module | |
CN206945903U (en) | Integrated chip test bench and integrated chip test module | |
CN204925180U (en) | A test socket for two -sided pin array semiconductor chip | |
CN204154755U (en) | A kind of BGA package test jack | |
CN102721839A (en) | Test adaptation board | |
CN201732104U (en) | Testing plug board | |
CN2524372Y (en) | Chip tester | |
CN104616574A (en) | FPGA (field programmable gate array) removable high-speed operation verification development board | |
CN208833876U (en) | A kind of high voltage resistant testing device of semiconductor chip | |
CN103336152A (en) | Socket capable of being provided with outward element | |
CN202794406U (en) | Chip encapsulation discrete device testing device | |
CN201111933Y (en) | High-performance internal storage test module | |
CN211929893U (en) | Crimping device for sintering semiconductor laser chip | |
CN101344537B (en) | General scarf joint tool for positioning ball lattice array packaging member to be measured | |
CN202917651U (en) | Light fixture connection terminal tool | |
CN209590214U (en) | It is a kind of for testing the test device of different size chip | |
CN203069737U (en) | Polarity test seat for LED braider | |
CN202533465U (en) | Non-socket testing pin bed | |
CN202255806U (en) | Vibration fixture for electronic components |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CP03 | Change of name, title or address | ||
CP03 | Change of name, title or address |
Address after: Office Buildings 1 and 5, Phase I, Optoelectronic Information Industry Park, No. 7691 Ziyou Road, Changchun Economic and Technological Development Zone, Jilin Province, 130000 Patentee after: Changchun Changguang Chenxin Microelectronics Co.,Ltd. Address before: No. 588, Yingkou Road, Jingkai District, Changchun City, Jilin Province, 130033 Patentee before: Changchun Changguangchenxin Optoelectronics Technology Co.,Ltd. |
|
CX01 | Expiry of patent term | ||
CX01 | Expiry of patent term |
Granted publication date: 20140115 |