CN202189257U - PLC expansion output circuit - Google Patents

PLC expansion output circuit Download PDF

Info

Publication number
CN202189257U
CN202189257U CN2011202515682U CN201120251568U CN202189257U CN 202189257 U CN202189257 U CN 202189257U CN 2011202515682 U CN2011202515682 U CN 2011202515682U CN 201120251568 U CN201120251568 U CN 201120251568U CN 202189257 U CN202189257 U CN 202189257U
Authority
CN
China
Prior art keywords
plc
serial
circuit
output circuit
expansion output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2011202515682U
Other languages
Chinese (zh)
Inventor
冯云
肖卫雄
张建
肖键
张召松
冯小娜
孙喜涛
付合营
王利军
马永飞
缪赛
刘杰
施振华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TANGSHAN AOLI TECHNOLOGY CO LTD
Original Assignee
TANGSHAN AOLI TECHNOLOGY CO LTD
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TANGSHAN AOLI TECHNOLOGY CO LTD filed Critical TANGSHAN AOLI TECHNOLOGY CO LTD
Priority to CN2011202515682U priority Critical patent/CN202189257U/en
Application granted granted Critical
Publication of CN202189257U publication Critical patent/CN202189257U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

The utility model relates to a PLC expansion output circuit, which belongs to the field of an electric circuit technology. The technology scheme includes the points as following: the PLC expansion output circuit comprises an optoelectronic coupler (101), a plurality of serial-parallel chips (102, 103) and a multi-point output interface (104); the serial-parallel chips are connected employing a cascade mode and are coupled together to connect the multi-point output interface; the optoelectronic coupler is couplingly connected to the serial-parallel chips; and the optoelectronic coupler is responsible for level transition with a PLC interface; the cascade serial-parallel chips is responsible for serial-parallel data transition, and a plurality of points are expanded. In the utility model, the PLC expansion output circuit possesses the advantages as following: the system function is enhanced under the condition that the prior PLC design is unchanged; the design is characterized in that the circuit is simple, usage is convenient, reliability is high, and cost is low, and the PLC expansion output circuit can well substitute a traditional I/O module; and the PLC expansion output circuit provided in the utility model is characterized in that the traditional I/O module of PLC is saved, the circuit is simple, usage is convenient, cost is reduced, etc.

Description

A kind of circuit of PLC expansion output
Technical field
The utility model relates to a kind of circuit of PLC expansion output, belongs to the electronic circuit technology field.
Background technology
At present, PLC output point expansion usual way is to increase the I/O module that matches with PLC or select to count more PLC, and the problem that background technology exists is exactly that the cost of system is soaring.
The utility model content
The utility model purpose provides a kind of circuit of PLC expansion output, under the situation that does not change original PLC design, increases systemic-function, can well replace traditional I/O module, solves the problems referred to above that exist in the background technology.
The technical scheme of the utility model is: a kind of circuit of PLC expansion output; Comprise photoelectrical coupler, multi-disc serial parallel chip, multiple spot output interface; Multi-disc serial parallel chip adopts the mode of cascade to link together; Common match connects the multiple spot output interface, and photoelectrical coupler is connected with multi-disc serial parallel chip coupling; Photoelectrical coupler is responsible for and the conversion of PLC interface level, and the multi-disc serial parallel chip of cascade is responsible for the serial parallel data-switching, expands a plurality of points.
Said multi-disc serial parallel chip is two, through the method for two cascades, with 16 output points of three output line expansions of PLC.
The photoelectrical coupler model is TLP521, is responsible for and the conversion of PLC interface level, and two serial parallel chip models are HC595; Adopt the mode of cascade to connect; Be responsible for the serial parallel data-switching, the multiple spot output interface is a NPN triode 8050, and output interface is totally 16 points (road).
The utility model in use; Need PLC one section driver of method of application establishment, through output port control parallel clock line, serial time clock line according to the serial parallel chip; Data line makes the PLC expansion board export corresponding state; PLC sends different data PLC expansion board and just exports different state, and the I/O module is simple just as using, and is convenient.
The good effect of the utility model is: the utility model increases systemic-function under the situation that does not change original PLC design, and this design has that circuit is simple, easy to use, and reliability is high, and characteristics with low cost can well replace traditional I/O module; The utlity model has saved PLC traditional I/O module, circuit simple, easy to use, cut down characteristics such as cost.
Description of drawings
Accompanying drawing 1 is the structural representation of the utility model embodiment;
Accompanying drawing 2 is serial parallel chip HC595 synoptic diagram;
Among the figure: photoelectrical coupler 101, serial parallel chip 102,103, multiple spot output interface 104, parallel clock R, serial clock S, data D.
Embodiment
Below in conjunction with accompanying drawing, the utility model is described further through embodiment.
Among the embodiment, said multi-disc serial parallel chip is two, through the method for two cascades, with 16 output points of three output line expansions of PLC.Photoelectrical coupler 101 models are TLP521, are responsible for and the conversion of PLC interface level, and two serial parallel chip 102,103 models are HC595; Adopt the mode of cascade to connect; Be responsible for the serial parallel data-switching, multiple spot output interface 104 is NPN triodes 8050, and output interface is totally 16 points (road).
8 bit serial I/O of HC595 chip or parallel Output Shift Register have the high resistant off state.
Characteristics: 8 bit serial input; 8 bit serial or and line output; The store status register, three kinds of states; Output register can directly be removed; The transposition frequency of 100MHz.
Fan-out capability: and line output, bus driver; Serial output; Standard; Medium-scale integrated circuit.
Use: serial-to-parallel data-switching.
Describe: HC595 is the cmos device of silicon structure at a high speed; Compatible low-voltage TTL circuit is observed the JEDEC standard.
HC595 has 8 bit shift register and a storer, ternary output function.
Shift register and storer are other clocks of branch.
Data are in the input of the rising edge of SCHcp, enter into storage register at the rising edge of STcp.If two clocks connect together, then shift register is always than the Zao pulse of storage register.
Shift register has serial-shift input (Ds) and serial output (Q7 ') and an asynchronous low level to reset; Storage register has one parallel 8; Possess ternary bus output, when enabling OE (for low level), the data of storage register output to bus.
The pin explanation
Symbol Pin Describe
Q0 ... Q7 15,1,7 Parallel data output
GND
8 Ground
Q7 ' 9 Serial data output
MR
10 Master reset (low level)
SHCP 11 The shift register clock input
STCP
12 The input of storage register clock
OE
13 Output is (low level) effectively
DS 14 The serial data input
VCC
16 Power supply
Menu:
Figure DEST_PATH_158468DEST_PATH_IMAGE001
The H=high level state
The L=low level state
↑=rising edge
↓=negative edge
The Z=high resistant
The NC=no change
*=invalid
When MR is a high level, when OE was low level, data got into shift register at the SHCP rising edge,
The STCP rising edge outputs to parallel port.
Need PLC one section driver of method of application establishment in use according to HC595; Through output port control parallel clock line; Serial time clock line, data line make the PLC expansion board export corresponding state, and PLC sends different data PLC expansion board and just exports different state; The I/O module is simple just as using, and is convenient.

Claims (3)

1. a PLC expands the circuit of exporting; It is characterized in that comprising photoelectrical coupler (101), multi-disc serial parallel chip (102,103), multiple spot output interface (104); Multi-disc serial parallel chip adopts the mode of cascade to link together; Common match connects the multiple spot output interface, and photoelectrical coupler is connected with multi-disc serial parallel chip coupling.
2. according to the circuit of the said PLC expansion output of claim 1, it is characterized in that said multi-disc serial parallel chip is two.
3. the circuit that said PLC expansion is exported according to claim 1; It is characterized in that the photoelectrical coupler model is TLP521, be responsible for and the conversion of PLC interface level that two serial parallel chip models are HC595; Adopt the mode of cascade to connect; Be responsible for the serial parallel data-switching, the multiple spot output interface is a NPN triode 8050, and output interface is totally 16 points.
CN2011202515682U 2011-07-18 2011-07-18 PLC expansion output circuit Expired - Fee Related CN202189257U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011202515682U CN202189257U (en) 2011-07-18 2011-07-18 PLC expansion output circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011202515682U CN202189257U (en) 2011-07-18 2011-07-18 PLC expansion output circuit

Publications (1)

Publication Number Publication Date
CN202189257U true CN202189257U (en) 2012-04-11

Family

ID=45920696

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011202515682U Expired - Fee Related CN202189257U (en) 2011-07-18 2011-07-18 PLC expansion output circuit

Country Status (1)

Country Link
CN (1) CN202189257U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102243485A (en) * 2011-07-18 2011-11-16 唐山奥力科技有限公司 PLC (Programmable Logic Controller) extended output circuit
CN102722111A (en) * 2012-06-14 2012-10-10 宝鸡石油机械有限责任公司 Shifting switching value input/output device
CN111983270A (en) * 2020-07-30 2020-11-24 华润赛美科微电子(深圳)有限公司 Expansion circuit, tester and test method

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102243485A (en) * 2011-07-18 2011-11-16 唐山奥力科技有限公司 PLC (Programmable Logic Controller) extended output circuit
CN102243485B (en) * 2011-07-18 2013-07-24 唐山奥力科技有限公司 PLC (Programmable Logic Controller) extended output circuit
CN102722111A (en) * 2012-06-14 2012-10-10 宝鸡石油机械有限责任公司 Shifting switching value input/output device
CN102722111B (en) * 2012-06-14 2014-04-02 宝鸡石油机械有限责任公司 Shifting switching value input/output device
CN111983270A (en) * 2020-07-30 2020-11-24 华润赛美科微电子(深圳)有限公司 Expansion circuit, tester and test method

Similar Documents

Publication Publication Date Title
CN101588175B (en) FPGA array processing board
CN202189257U (en) PLC expansion output circuit
CN206058080U (en) A kind of server master board based on Feiteng processor
CN201429841Y (en) FPGA array processing plate
CN102243485B (en) PLC (Programmable Logic Controller) extended output circuit
CN201378272Y (en) Computer flat machine control device
CN102495356A (en) Processing method of reset port of scan chain asynchronous reset register
CN201149654Y (en) Single-chip I/O mouth time-sharing multiplexing control circuit
CN203366045U (en) A digital quantity input-output device based on a CAN bus
CN201584404U (en) Non-polar 485 chip
CN112989748A (en) Integrated circuit capable of reducing wiring quantity
CN202721696U (en) Ethernet switch hardware structure
CN205210574U (en) Two obs core control modules based on microcontroller realizes FPGA data configuration
CN201909847U (en) Double-channel digital signal acquisition device on basis of VXI (VME <Virtual Machine Enviroment> bus Extension for Instrumentation) interface
CN202166853U (en) Full-automatic control system with auxiliary controller
CN203102274U (en) High speed data transmission connector
CN105630400A (en) High-speed massive data storage system
CN103678231A (en) Double-channel parallel signal processing module
CN111930661A (en) Long-distance active lightning 3-interface extender
CN204442342U (en) A kind of circuit differential signal being converted to single-ended signal
CN202383253U (en) Scan chain asynchronous reset register reset port processing circuit
CN203259954U (en) PCIE expansion slot of standard and user-defined composite signals
CN201184970Y (en) Embedded board for acquiring data of watercraft engine compartment
CN201444302U (en) SOC chip with pin capable of being configured
CN2685979Y (en) Paralled to serial conversion circuit for universal serial interface of bus interface circuit computer

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120411

Termination date: 20140718

EXPY Termination of patent right or utility model