CN1560868A - Implementing asynchronous first-in first-out data transmission by double-port direct access storage device - Google Patents
Implementing asynchronous first-in first-out data transmission by double-port direct access storage device Download PDFInfo
- Publication number
- CN1560868A CN1560868A CNA2004100038861A CN200410003886A CN1560868A CN 1560868 A CN1560868 A CN 1560868A CN A2004100038861 A CNA2004100038861 A CN A2004100038861A CN 200410003886 A CN200410003886 A CN 200410003886A CN 1560868 A CN1560868 A CN 1560868A
- Authority
- CN
- China
- Prior art keywords
- fifo
- asynchronous
- data
- register array
- port ram
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
Description
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2004100038861A CN100424663C (en) | 2004-02-10 | 2004-02-10 | Implementing asynchronous first-in first-out data transmission by double-port direct access storage device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2004100038861A CN100424663C (en) | 2004-02-10 | 2004-02-10 | Implementing asynchronous first-in first-out data transmission by double-port direct access storage device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1560868A true CN1560868A (en) | 2005-01-05 |
CN100424663C CN100424663C (en) | 2008-10-08 |
Family
ID=34439534
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100038861A Expired - Fee Related CN100424663C (en) | 2004-02-10 | 2004-02-10 | Implementing asynchronous first-in first-out data transmission by double-port direct access storage device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100424663C (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100395680C (en) * | 2005-05-26 | 2008-06-18 | 华为技术有限公司 | Configuration method and device for asynchronous clock field parameter |
CN100463443C (en) * | 2005-07-01 | 2009-02-18 | 中兴通讯股份有限公司 | Asynchronous FIFO realizing system and realizing method |
CN100465934C (en) * | 2006-05-09 | 2009-03-04 | 华为技术有限公司 | Device and method for transmitting data in asynchronous clock domain |
CN101232434B (en) * | 2007-01-22 | 2011-08-24 | 中兴通讯股份有限公司 | Apparatus for performing asynchronous data transmission with double port RAM |
CN101136855B (en) * | 2007-04-10 | 2012-04-18 | 中兴通讯股份有限公司 | Asynchronous clock data transmission device and method |
CN102609235A (en) * | 2011-01-25 | 2012-07-25 | 中兴通讯股份有限公司 | Method and system for updating data after data reading of double-port RAM (random-access memory) |
CN102723108A (en) * | 2012-05-23 | 2012-10-10 | 常州芯奇微电子科技有限公司 | Asynchronous FIFO memory for clocks |
CN105373663A (en) * | 2015-11-17 | 2016-03-02 | 无锡江南计算技术研究所 | Method for realizing asynchronous buffer with entry occupation indication function |
CN111274171A (en) * | 2018-12-04 | 2020-06-12 | 珠海格力电器股份有限公司 | Data transmission device and method |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5550780A (en) * | 1994-12-19 | 1996-08-27 | Cirrus Logic, Inc. | Two cycle asynchronous FIFO queue |
JP3013800B2 (en) * | 1997-01-30 | 2000-02-28 | 日本電気株式会社 | Asynchronous FIFO circuit |
DE19812917A1 (en) * | 1998-03-24 | 1999-09-30 | Siemens Ag | Asynchronous FIFO memory |
CN1253894C (en) * | 2002-01-23 | 2006-04-26 | 华为技术有限公司 | Method for realizing two first-in first-out queue using one double-port RAM |
CN1201234C (en) * | 2003-03-28 | 2005-05-11 | 港湾网络有限公司 | Multichannel FILO data buffer storage devices |
-
2004
- 2004-02-10 CN CNB2004100038861A patent/CN100424663C/en not_active Expired - Fee Related
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100395680C (en) * | 2005-05-26 | 2008-06-18 | 华为技术有限公司 | Configuration method and device for asynchronous clock field parameter |
CN100463443C (en) * | 2005-07-01 | 2009-02-18 | 中兴通讯股份有限公司 | Asynchronous FIFO realizing system and realizing method |
CN100465934C (en) * | 2006-05-09 | 2009-03-04 | 华为技术有限公司 | Device and method for transmitting data in asynchronous clock domain |
CN101232434B (en) * | 2007-01-22 | 2011-08-24 | 中兴通讯股份有限公司 | Apparatus for performing asynchronous data transmission with double port RAM |
CN101136855B (en) * | 2007-04-10 | 2012-04-18 | 中兴通讯股份有限公司 | Asynchronous clock data transmission device and method |
CN102609235A (en) * | 2011-01-25 | 2012-07-25 | 中兴通讯股份有限公司 | Method and system for updating data after data reading of double-port RAM (random-access memory) |
CN102609235B (en) * | 2011-01-25 | 2014-08-20 | 中兴通讯股份有限公司 | Method and system for updating data after data reading of double-port RAM (random-access memory) |
CN102723108A (en) * | 2012-05-23 | 2012-10-10 | 常州芯奇微电子科技有限公司 | Asynchronous FIFO memory for clocks |
CN105373663A (en) * | 2015-11-17 | 2016-03-02 | 无锡江南计算技术研究所 | Method for realizing asynchronous buffer with entry occupation indication function |
CN105373663B (en) * | 2015-11-17 | 2018-06-26 | 无锡江南计算技术研究所 | A kind of asynchronous buffer implementation method that instruction is occupied with entry |
CN111274171A (en) * | 2018-12-04 | 2020-06-12 | 珠海格力电器股份有限公司 | Data transmission device and method |
CN111274171B (en) * | 2018-12-04 | 2022-02-11 | 珠海格力电器股份有限公司 | Data transmission device and method |
Also Published As
Publication number | Publication date |
---|---|
CN100424663C (en) | 2008-10-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102097122B (en) | NAND flash controller circuit of multi-channel shared data cache region | |
US6047339A (en) | Buffering data that flows between buses operating at different frequencies | |
CN202453864U (en) | Large-capacity asynchronous first in first out (FIFO) buffer memory based on field programmable gate array (FPGA) and double data rate (DDR) 2 synchronous dynamic random access memory (SDRAM) | |
CN1560868A (en) | Implementing asynchronous first-in first-out data transmission by double-port direct access storage device | |
TW200832414A (en) | High speed fanned out system architecture and input/output circuits for non-volatile memory | |
CN109271335A (en) | A kind of FPGA implementation method of multi-channel data source DDR caching | |
CN101568903A (en) | Command-based control of NAND flash memory | |
CN102004626B (en) | Dual-port memory | |
JPS617967A (en) | I/o controller | |
CN101350218B (en) | Virtual multi-port memory as well as method for storing and reading data thereof | |
CN101403962A (en) | Asynchronous double-FIFO data caching method based on FPGA | |
CN101930350A (en) | Asynchronous FIFO memory design with power of which the depth is not 2 | |
CN101825997A (en) | Asynchronous first-in first-out storage | |
CN100511470C (en) | Reading and writing method of double speed dynamic random access memory | |
CN102789424B (en) | External extended DDR2 (Double Data Rate 2) read-write method on basis of FPGA (Field Programmable Gate Array) and external extended DDR2 particle storage on basis of FPGA | |
CN100458973C (en) | High speed streamline long-time-delay multi-port SRAM quick access method | |
US6400642B1 (en) | Memory architecture | |
CN201859658U (en) | Embedded SDRAM (synchronous dynamic random access memory) module | |
CN201936294U (en) | Caching system for high-speed image acquisition system | |
CN112416815A (en) | High-speed storage playback method based on SRIO | |
CN102930898A (en) | Method of structuring multiport asynchronous storage module | |
CN1434453A (en) | Method for realizing two first-in first-out queue using one double-port RAM | |
CN1613115B (en) | Memory controller with AC power reduction through non-return-to-idle of address and control signals | |
CN101813971B (en) | Processor and internal memory thereof | |
CN201975085U (en) | Control circuit for avoiding access conflict of dual-port memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: YIWU WADOU PICTURE CO., LTD. Free format text: FORMER OWNER: WANG AIXIANG Effective date: 20101102 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 322000 NO.398, CHOUZHOU WEST ROAD, YIWU CITY, ZHEJIANG PROVINCE TO: 322000 NO.136, QIJIGUANG ROAD, ECONOMIC DEVELOPMENT ZONE, CHOUJIANG, YIWU CITY, ZHEJIANG PROVINCE |
|
TR01 | Transfer of patent right |
Effective date of registration: 20101104 Address after: 100190 room 1213, comprehensive research building, No. 6 South Road, Zhongguancun Academy of Sciences, Beijing, Haidian District Patentee after: Beijing Zhongke computer source technology development Co Ltd Address before: 100080 No. 6 South Road, Zhongguancun Academy of Sciences, Beijing Patentee before: Institute of Computing Technology, Chinese Academy of Sciences |
|
ASS | Succession or assignment of patent right |
Owner name: G-CLOUD TECHNOLOGY CO., LTD. Free format text: FORMER OWNER: BEIJING ZHONGKE SUANYUAN TECHNOLOGY DEVELOPMENT CO., LTD. Effective date: 20110714 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 100190 ROOM 1213, SCIENTIFIC RESEARCH COMPREHENSIVE BUILDING, NO. 6, KEXUEYUAN SOUTH ROAD, ZHONGGUANCUN, HAIDIAN DISTRICT, BEIJING TO: 523808 BUILDING 14, SONGKEYUAN, SONGSHANHU TECHNOLOGY INDUSTRIAL PARK, DONGGUAN CITY, GUANGDONG PROVINCE |
|
TR01 | Transfer of patent right |
Effective date of registration: 20110714 Address after: 523808 Guangdong province Dongguan City Songshan Lake Science and Technology Industrial Park Building No. 14 Keyuan pine Patentee after: G-Cloud Technology Co., Ltd. Address before: 100190 room 1213, comprehensive research building, No. 6 South Road, Zhongguancun Academy of Sciences, Beijing, Haidian District Patentee before: Beijing Zhongke computer source technology development Co Ltd |
|
ASS | Succession or assignment of patent right |
Owner name: BEIJING ZHONGKE SUANYUAN TECHNOLOGY DEVELOPMENT CO Free format text: FORMER OWNER: G-CLOUD TECHNOLOGY CO., LTD. Effective date: 20120806 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 523808 DONGGUAN, GUANGDONG PROVINCE TO: 100190 HAIDIAN, BEIJING |
|
TR01 | Transfer of patent right |
Effective date of registration: 20120806 Address after: 100190 room 1213, comprehensive research building, No. 6 South Road, Zhongguancun Academy of Sciences, Beijing, Haidian District Patentee after: Beijing Zhongke computer source technology development Co Ltd Address before: 523808 Guangdong province Dongguan City Songshan Lake Science and Technology Industrial Park Building No. 14 Keyuan pine Patentee before: G-Cloud Technology Co., Ltd. |
|
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20081008 Termination date: 20130210 |