CN1388644A - Variable-gain amplifier - Google Patents
Variable-gain amplifier Download PDFInfo
- Publication number
- CN1388644A CN1388644A CN 02125266 CN02125266A CN1388644A CN 1388644 A CN1388644 A CN 1388644A CN 02125266 CN02125266 CN 02125266 CN 02125266 A CN02125266 A CN 02125266A CN 1388644 A CN1388644 A CN 1388644A
- Authority
- CN
- China
- Prior art keywords
- source class
- variable gain
- variable
- control voltage
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims description 33
- 239000000758 substrate Substances 0.000 claims description 7
- 230000003321 amplification Effects 0.000 claims description 4
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 4
- 238000005516 engineering process Methods 0.000 abstract description 9
- 238000000034 method Methods 0.000 abstract description 3
- 238000004891 communication Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 5
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Images
Landscapes
- Amplifiers (AREA)
- Control Of Amplification And Gain Control (AREA)
Abstract
The present invention belongs to the field of analog signal treatment and communication technology and relates to variable-gain amplifier. The variable-gain amplifier includes several cascaded basic variable-gain units and one control voltage generator connected to the variable-gain units. The variable-gain amplifier features that basic variable-gain unit comprising several parallelly connected multi-stage stacked resistor-degenerate MOS pairs and two load resistors connected to the degenerate MOS pairs. The present invention may be realized via CMOS technological process and has the advantages of great controlled-voltage range, linear gain, great dynamic range, low working voltage and low power consumption.
Description
Technical field
The invention belongs to analog and communication technical field, be particularly suitable for wireless transceiver and audio frequency/video analog signal treatment circuit design.
Background technology
Variable gain amplifier is widely used in telecommunication circuit and the audio frequency/video analog signal treatment circuit, generally need variable gain amplifier have gain on dB with linear, the big output gain scope of control voltage, big input dynamic range, low noise, low-voltage and low-power consumption.Whether the performance quality of variable gain amplifier directly has influence on the performance of system.And many and high to index, the requirement of variable gain amplifier, make that the good variable gain amplifier of design performance is the comparison difficulty.
Make that the gain ranging of variable gain amplifier is big, general consideration is that several identical variable gain elementary cells are cascaded up, a typical type of attachment is as shown in Figure 1: the connection between the variable gain elementary cell can directly be coupled also can pass through capacitive coupling, the input of the control voltage of variable gain elementary cell is to be provided and distributed by the control voltage generator, the control voltage of each variable gain elementary cell can be the same or different, and decides according to the circuit structure that the variable gain elementary cell is concrete.For the variable gain elementary cell, if its variable gain scope is little, just need a lot of such elementary cell cascades, will cause the bandwidth of whole variable gain amplifier to reduce like this, and increasing DC maladjustment can occur.So the designer generally is absorbed in the realization of the good variable gain elementary cell of performance.
Linear on dB in order to realize gain, traditional variable gain amplifier often adopts twin-stage type technology, utilize the special nature of twin-stage transistor npn npn: collector current and base voltage have exponential relationship, realize that gain has index character with control voltage, just linear with control voltage on dB.And in CMOS technology, metal-oxide-semiconductor does not have such index character, so can only approach index character with approximate method, just dB goes up linear character.
In the cmos circuit design, the method that changes circuit gain has a lot, mainly is when utilizing metal-oxide-semiconductor to be in linear zone, and the equivalent resistance at its leakage two ends, source is realized with the character that the grid step voltage changes.The circuit of the variable gain elementary cell that a kind of typical C MOS technology realizes as shown in Figure 2, by three metal-oxide-semiconductor M1, M2 and MB1, two couples of resistance R L1, RL2 and resistance R1, resistance R2 form, its annexation is: input signal Vin+, Vin-receive respectively on the grid level of metal-oxide-semiconductor M1 and metal-oxide-semiconductor M2, and the leakage level of metal-oxide-semiconductor M1 is connected on the load resistance RL1, the leakage level of metal-oxide-semiconductor M2 is connected on the load resistance RL2, and the other end of load resistance RL1 and RL2 is received on the power supply Vdd; The source class of metal-oxide-semiconductor M1 is connected on the biasing resistor R1, and the source class of metal-oxide-semiconductor M2 is connected on the biasing resistor R2, and the source class of metal-oxide-semiconductor M1 and M2 is connected respectively to the source class and the leakage level that are in the metal-oxide-semiconductor MB1 of linear zone, and the other end of biasing resistor R1 and R2 receives ground.The leakage level of metal-oxide-semiconductor M1 and M2 is an output signal end simultaneously.Control voltage Vc receives on the grid level of metal-oxide-semiconductor MB1.Change the equivalent resistance of metal-oxide-semiconductor MB1 like this by the grid step voltage that changes metal-oxide-semiconductor, realize the change of gain.
Above-mentioned this circuit has the following disadvantages:
The first, gain is not linear relationship on dB, and is only just approximate on a very little segment limit;
The second, the control voltage range is very little, generally has only 1V;
Three, gain dynamic range is little, and effectively gain dynamic range has only about 10dB;
Four, the dynamic range of input signal is little;
Five, in general, maximum gain is smaller.
Summary of the invention
The objective of the invention is to propose a kind of variable gain amplifier, can adopt CMOS technology to realize, have that the control voltage range is big, gain linear, big gain dynamic range, low-voltage, advantage of low power consumption on dB for overcoming the weak point of prior art.
A kind of variable gain amplifier that the present invention proposes comprises variable gain elementary cell and control voltage generator two parts of a plurality of identical cascades, and the output of said each variable gain elementary cell links to each other with the control voltage generator; It is characterized in that, said variable gain elementary cell comprise in parallel many groups by the degeneracy MOS of multistage stacked resistance to with load resistance RL1 and the RL2 of each degeneracy MOS to linking to each other; Said each group degeneracy MOS is to comprising metal-oxide-semiconductor M1, the M2 of amplification, and as variable-resistance metal-oxide-semiconductor MB1, MB2, MB3...MBn, as the resistance of biasing to R1 and R2, R3 and R4 ..., R2n-1 and R2n; Its annexation is; The source class of M1 and M2 is connected the source class of MB1 pipe respectively and leaks level, connects respectively simultaneously on the end of R1 and R2; The other end of R1 and R2 then is connected the source class of MB2 pipe respectively and leaks level, connects respectively simultaneously on the end of R3 and R4; ...; The other end of R2n-1 and R2n then is connected the source class of MBn pipe respectively and leaks level, connects the end of R2n-1 and R2n simultaneously respectively; The other end of R2n-1 and R2n is connected to ground.MB1, MB2 ... and the grid level of MBn pipe is connected on the control voltage input signal Vc0 jointly.
Said control circuit generator can constitute the plural parallel stage form by source class follower identical by a plurality of structures, that size is different, each grade source class follower comprises the metal-oxide-semiconductor Mn that is operated in linear district, the metal-oxide-semiconductor Mn+1 that is operated in the saturation region and biasing resistor RBn, RBn+1, and its annexation is; Input control voltage Vcon is connected on the grid level of Mn+1, the leakage level of Mn+1 is received ground, the substrate of Mn+1 and the source class of Mn+1 join, the source class of Mn+1 is received on the leakage level of Mn, the source class of Mn is received on the power supply Vdd, the grid level of Mn and the end of RBn, RBn+1 join, and the substrate of Mn and the source class of Mn join; Another termination power Vdd of RBn, and the other end ground connection of RBn+1.
The design of this improved CMOS variable gain amplifier of the present invention is compared with the traditional design scheme has following tangible advantage:
1) this variable gain amplifier have gain with control voltage on the scope of input control voltage, on dB, be approximate linear;
2) it is big to have increased the control input voltage range, can reach 0~Vdd;
3) Zeng Yi dynamic range is big, and the actual gain dynamic range can reach 70dB; The dynamic range of input signal is big, can reach 70dB;
4) the frequency height of suitable work; Noise is low; Low in energy consumption.
Description of drawings
Fig. 1 is the block diagram of variable gain amplifier.
Fig. 2 is the topological structure schematic diagram of the variable gain elementary cell of traditional CMOS variable gain amplifier.
Fig. 3 is the block diagram of variable gain amplifier of the present invention.
Fig. 4 adopts the topological structure schematic diagram of the variable gain elementary cell of the variable gain amplifier that CMOS technology realizes for the present invention.
Fig. 5 adopts the topological structure schematic diagram of the control voltage generator of the variable gain amplifier that CMOS technology realizes for the present invention.
Embodiment
A kind of variable gain amplifier that the present invention proposes reaches embodiment in conjunction with the accompanying drawings and is described in detail as follows:
The gain-changeable amplifier circuit structure embodiment that the employing CMOS technology that the present invention proposes realizes as shown in Figure 3.External input signal is radiofrequency signal Vin+ and Vin-, direct-current control voltage signal Vcon and the power supply signal Vdd of difference input.Comprise: the variable gain elementary cell of three identical cascades and control voltage generator two parts.Control voltage Vc0, Vc1, Vc2 and Vc3 that the control voltage generator produces output to each variable gain elementary cell.The particular circuit configurations and the annexation of each several part are described in detail as follows:
Variable gain elementary cell example structure of the present invention as shown in Figure 4, comprise in parallel four groups by the degeneracy MOS of 4 grades of stacked resistance to with load resistance RL1 and the RL2 of each degeneracy MOS to linking to each other.Wherein the built-up circuit that first group of degeneracy MOS is right is as shown in the frame of broken lines: comprise metal-oxide-semiconductor M1, the M2 of amplification, and as variable-resistance metal-oxide-semiconductor MB1, MB2, MB3, as resistance R 1, R2, R3, R4, R5, the R6 of biasing.It is identical with first group that other respectively organizes the right built-up circuit of degeneracy MOS.Its annexation is: input signal Vin+ is input to each one of organizing and amplifies on the grid level of metal-oxide-semiconductor M1, M3, M5 and M7, the leakage level of this metal-oxide-semiconductor M1, M3, M5 and M7 is received the end of RL1, another input differential signal Vin-is input on the grid level of each another amplification metal-oxide-semiconductor M2, M4, M6 and M8 that organizes, the leakage level of this metal-oxide-semiconductor M2, M4, M6 and M8 is received the end of RL2, and the other end of RL1 and RL2 is connected on the power supply Vdd.Wherein, the circuit connecting relation in the frame of broken lines is: the source class of M1 and M2 is connected the source class of MB1 pipe respectively and leaks level, connects respectively simultaneously on the end of R1 and R2; The other end of R1 and R2 then is connected the source class of MB2 pipe respectively and leaks level, connects respectively simultaneously on the end of R3 and R4; The other end of R3 and R4 then is connected the source class of MB3 pipe respectively and leaks level, connects the end of R5 and R6 simultaneously respectively; The other end of R5 and R6 is connected to ground.The grid level of MB1, MB2 and MB3 pipe is connected on the control voltage input signal Vc0 jointly.The substrate ground connection of all metal-oxide-semiconductors in the above-mentioned variable gain basic element circuit.
Control circuit generator example structure of the present invention constitutes three grades of parallel forms by three improved source class followers (seeing the frame of broken lines among the figure) that structure is identical, size is different as shown in Figure 5.Wherein, the improved source class follower of each grade (circuit in the frame of broken lines) is made up of the metal-oxide-semiconductor M1 that is operated in linear district and metal-oxide-semiconductor M2, the resistance R B1 and the RB2 that are operated in the saturation region, and its annexation is; Input control voltage Vcon is connected on the grid level of M2, and the leakage level of M2 is received ground, and the substrate of M2 and the source class of M2 join.The source class of M2 is received on the leakage level of M1, and the source class of M1 is received on the power supply Vdd, and the grid level of M1 and the end of RB1, RB2 join, and the substrate of M1 and the source class of M1 join.Another termination power Vdd of RB1, and the other end ground connection of RB2.
Operation principle of the present invention
With reference to the accompanying drawings 3, the control voltage of each variable gain elementary cell is all the same, is a group of control voltage signal Vc0, Vc1, Vc2 and the Vc3 that is produced by the control voltage generator, and the pass between them is:
Vc0=Vcon
Ve1=Vcon+Δ;
Vc2=Vcon+2
*Δ;
Vc3=Vcon+3
*Δ;
The Δ representative value is 0.4V.
5 to produce the Vcon+ Δ with reference to the accompanying drawings, generally be thought of as DC level switching circuit: the source class amplifier.But general source class amplifier can nonlinear situation occur in input high level.In order to guarantee the linearity of output voltage and input control voltage, the load pipe has adopted the PMOS pipe M1 that is in linear zone, and PMOS pipe M2 still is in the saturation region.And the gate voltage of M1 pipe is provided by series resistance RB1 and RB2, change the ratio of RB1 and RB2, and the size of M1 pipe can obtain above-mentioned Vcon+ Δ, Vcon+2
*Δ and Vcon+3
*The control voltage of Δ.
Vc0, Vc1, Vc2 and Vc3 are connected respectively on input Vc0, Vc1, Vc2 and the Vc3 of four of variable gain elementary cell control voltages, with reference to the accompanying drawings shown in 4.As everyone knows, the gain of the typical variable gain unit of accompanying drawing 2 the insides is not meant the number form formula to the curve of control voltage, but the Mc1 pipe just opened corresponding voltage V0 between V0+Vth in, this curved section is similar to exponential form.So will all will be similar to exponential form at the scope 0~Vdd of The whole control voltage, can only make in the accompanying drawing 4 be used for the variable resistor metal-oxide-semiconductor when Vcon when 0~Vdd progressively becomes big, pipe is progressively to open, like this in whole 0~Vdd, the gain of circuit could be similar to exponential form, could make gain be linear change with control voltage on dB.In the accompanying drawing 4, when Vcon when 0 changes to Vdd, MB12, MB11, MB10, MB9, MB8, MB7, MB6, MB5, MB4, MB3, MB2, MB1 pipe are progressively opened, thereby on the excursion of The whole control voltage, the gain of circuit is similar to exponential form.And the excursion of control voltage is wide.Because the leakage current of M1, M2 and M3, M4 and M5, M6 and M7, M8 pipe all passes through load resistance RL1 and RL2, so the gain of circuit also is by 4 amplifier tube sum decisions, so the maximum gain of this circuit can be bigger.Select suitable RL1 and RL2, can make that also the bandwidth ratio of this circuit is bigger.If the scope of input control voltage is not at 0~Vdd, but littler scope, can reduce to control the number of the control voltage of voltage generator output so, perhaps reduce progression in parallel.Change 3 into such as the number that control voltage is exported, and Vc0 and Vc1 equal input control voltage Vcon simultaneously; Perhaps change 3 grades of M1, M2 parallel connection into, rather than 4 grades shown in the accompanying drawing 4.So the transformation of circuit is very flexible.
Shown in 3,4,5, the parameter list of each components and parts is as follows among the figure with reference to the accompanying drawings for the examples of implementation structure of CMOS variable gain amplifier of the present invention:
In accompanying drawing 4: i=0,1,2,3
MOS device size (um) (W, L) | Resistance value (Ω) | ||
????Mi ??M(i+1) | ????MB(3i+1) ????MB(3i+2) ????MB(3i+3) | ???RL1 ???RL2 | ????RB(6i+1)、B(6i+2) ????RB(6i+3)、RB(6i+4) ????RB(6i+5)、RB(6i+6) |
????16 | ????50 | ???400 | ????????????800 |
????0.35 | ????0.35 |
In accompanying drawing 5: i=1,2,3
MOS device size (um) (W, L) | Resistance value (Ω) | ||||
????Mi | ????M(i+1) | ???RB2 ???RB4 ???RB6 | ??RB1 | ??RB3 | ??RB5 |
????20 | ????10 | ???60k | ??10k | ??20k | ??30k |
????0.35 | ????0.35 |
Claims (2)
1, a kind of variable gain amplifier comprises variable gain elementary cell and control voltage generator two parts of a plurality of identical cascades, and the output of said each variable gain elementary cell links to each other with the control voltage generator; It is characterized in that, said variable gain elementary cell comprise in parallel many groups by the degeneracy MOS of multistage stacked resistance to with load resistance RL1 and the RL2 of each degeneracy MOS to linking to each other; Said each group degeneracy MOS is to comprising metal-oxide-semiconductor M1, the M2 of amplification, and as variable-resistance metal-oxide-semiconductor MB1, MB2, MB3...MBn, as the resistance of biasing to R1 and R2, R3 and R4 ..., R2n-1 and R2n; Its annexation is; The source class of M1 and M2 is connected the source class of MB1 pipe respectively and leaks level, connects respectively simultaneously on the end of R1 and R2; The other end of R1 and R2 then is connected the source class of MB2 pipe respectively and leaks level, connects respectively simultaneously on the end of R3 and R4; ...; The other end of R2n-1 and R2n then is connected the source class of MBn pipe respectively and leaks level, connects the end of R2n-1 and R2n simultaneously respectively; The other end of R2n-1 and R2n is connected to ground.MB1, MB2 ... and the grid level of MBn pipe is connected on the control voltage input signal Vc0 jointly.
2, variable gain amplifier as claimed in claim 1, it is characterized in that, the source class follower that said control circuit generator is identical by a plurality of structures, size is different constitutes the plural parallel stage form, each grade source class follower comprises the metal-oxide-semiconductor Mn that is operated in linear district, the metal-oxide-semiconductor Mn+1 that is operated in the saturation region and biasing resistor RBn, RBn+1, and its annexation is; Input control voltage Vcon is connected on the grid level of Mn+1, the leakage level of Mn+1 is received ground, the substrate of Mn+1 and the source class of Mn+1 join, the source class of Mn+1 is received on the leakage level of Mn, the source class of Mn is received on the power supply Vdd, the grid level of Mn and the end of RBn, RBn+1 join, and the substrate of Mn and the source class of Mn join; Another termination power Vdd of RBn, and the other end ground connection of RBn+1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB021252661A CN1141788C (en) | 2002-07-22 | 2002-07-22 | Variable-gain amplifier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB021252661A CN1141788C (en) | 2002-07-22 | 2002-07-22 | Variable-gain amplifier |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1388644A true CN1388644A (en) | 2003-01-01 |
CN1141788C CN1141788C (en) | 2004-03-10 |
Family
ID=4745502
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB021252661A Expired - Fee Related CN1141788C (en) | 2002-07-22 | 2002-07-22 | Variable-gain amplifier |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1141788C (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101485083B (en) * | 2006-06-30 | 2012-06-13 | 芯光飞株式会社 | Variable gain amplifier having linear-in-dB gain characteristic |
CN102684621A (en) * | 2012-05-22 | 2012-09-19 | 华为技术有限公司 | Variable gain amplifier |
CN103051298A (en) * | 2011-10-17 | 2013-04-17 | 中国科学院微电子研究所 | Programmable Gain Amplifier Circuit and Programmable Gain Amplifier |
CN106253898A (en) * | 2015-06-06 | 2016-12-21 | 硅实验室公司 | There is the device selected for gain and correlation technique that parasitic antenna compensates |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101471636B (en) * | 2007-12-26 | 2011-11-23 | 财团法人工业技术研究院 | Amplifier with variable gain and high dynamic range |
-
2002
- 2002-07-22 CN CNB021252661A patent/CN1141788C/en not_active Expired - Fee Related
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101485083B (en) * | 2006-06-30 | 2012-06-13 | 芯光飞株式会社 | Variable gain amplifier having linear-in-dB gain characteristic |
CN103051298A (en) * | 2011-10-17 | 2013-04-17 | 中国科学院微电子研究所 | Programmable Gain Amplifier Circuit and Programmable Gain Amplifier |
CN103051298B (en) * | 2011-10-17 | 2016-07-06 | 中国科学院微电子研究所 | Programmable Gain Amplifier Circuit and programmable gain amplifier |
CN102684621A (en) * | 2012-05-22 | 2012-09-19 | 华为技术有限公司 | Variable gain amplifier |
CN102684621B (en) * | 2012-05-22 | 2014-11-05 | 华为技术有限公司 | Variable gain amplifier |
CN106253898A (en) * | 2015-06-06 | 2016-12-21 | 硅实验室公司 | There is the device selected for gain and correlation technique that parasitic antenna compensates |
Also Published As
Publication number | Publication date |
---|---|
CN1141788C (en) | 2004-03-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103051298B (en) | Programmable Gain Amplifier Circuit and programmable gain amplifier | |
CN1085441C (en) | Programmable-gain amplifier | |
CN1411142A (en) | Variable gain amplifier | |
CN109245731B (en) | Broadband digital control low noise variable gain amplifier | |
CN113328712B (en) | Variable gain linear power amplifier and chip | |
CN102611400B (en) | High-gain single-stage operational transconductance amplifier | |
CN111865244B (en) | Digital control variable gain amplifier | |
CN114024511B (en) | Digitally controlled broadband high-linearity variable gain amplifier | |
CN1124680C (en) | High dynamic range variable gain amplifier | |
CN111835299A (en) | Variable gain amplifier with variable bandwidth | |
CN110896300A (en) | Broadband low-noise amplifier | |
CN1665128A (en) | Multi-level auto-gain control integrated circuit system having gain indication function | |
CN1141788C (en) | Variable-gain amplifier | |
EP1522142A2 (en) | Amplifying circuit with adjustable amplification and transmitter system comprising such an amplifying circuit | |
CN111817689B (en) | High-linearity attenuator | |
CN113114146B (en) | Wide dynamic adjustment range low additional phase shift variable gain amplifier | |
CN108155880B (en) | Programmable millimeter wave digital power amplifier | |
CN102857183A (en) | Ultrawide band high-precision variable gain amplifier | |
CN114337841A (en) | Analog front end module of ultra-wideband optical receiver | |
CN1288839C (en) | Fully differential, variable-gain amplifier and a multidimensional amplifier arrangement | |
CN115001411A (en) | Limiting amplifier with direct current mismatch compensation and logarithmic detector | |
CN1142634C (en) | Gain-variable amplifier for transmitting end | |
CN116112087B (en) | Driving circuit based on multi-path current segmentation delay and merging output architecture | |
CN118249780B (en) | Broadband impedance converter with input DC coupling and adjustable input bias | |
CN109257028B (en) | Current multiplexing low-power consumption complex biquad unit circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040310 |