CN1288839C - Fully differential, variable-gain amplifier and a multidimensional amplifier arrangement - Google Patents
Fully differential, variable-gain amplifier and a multidimensional amplifier arrangement Download PDFInfo
- Publication number
- CN1288839C CN1288839C CNB018090435A CN01809043A CN1288839C CN 1288839 C CN1288839 C CN 1288839C CN B018090435 A CNB018090435 A CN B018090435A CN 01809043 A CN01809043 A CN 01809043A CN 1288839 C CN1288839 C CN 1288839C
- Authority
- CN
- China
- Prior art keywords
- amplifier
- input
- stage
- voltage
- array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000006243 chemical reaction Methods 0.000 claims abstract description 6
- 238000009434 installation Methods 0.000 claims description 7
- 230000010076 replication Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/42—Modifications of amplifiers to extend the bandwidth
- H03F1/48—Modifications of amplifiers to extend the bandwidth of aperiodic amplifiers
- H03F1/486—Modifications of amplifiers to extend the bandwidth of aperiodic amplifiers with IC amplifier blocks
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/42—Modifications of amplifiers to extend the bandwidth
- H03F1/48—Modifications of amplifiers to extend the bandwidth of aperiodic amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/34—DC amplifiers in which all stages are DC-coupled
- H03F3/343—DC amplifiers in which all stages are DC-coupled with semiconductor devices only
- H03F3/3432—DC amplifiers in which all stages are DC-coupled with semiconductor devices only with bipolar transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/4508—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using bipolar transistors as the active amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/36—Indexing scheme relating to amplifiers the amplifier comprising means for increasing the bandwidth
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
- Control Of Amplification And Gain Control (AREA)
Abstract
A fully differential, variable gain amplifier comprising an input, an intermediate stage and an output stage, the input stage (100) being coupled to the intermediate stage (200) and the intermediate stage being coupled to the output stage (300). The input stage comprises an amplifier with local feedback means and voltage-to-current conversion means. The intermediate stage has nodes that are shared by the input stage, the output stage and the intermediate stage, respectively, which are connected to the reference node via a relatively low impedance branch. The intermediate stage further comprises current controlled networks coupled to the common nodes via a first feedback branches and branches to the input stage via second feedback branches. The amplifier has means for controlling the gain and the bandwidth independently of one another.
Description
Technical field
The present invention relates to the fully differential, variable-gain amplifier, it comprises input stage, intergrade, output stage and voltage-to-current conversion equipment, and wherein input stage is connected to intergrade, and intergrade is connected to output stage.
Background technology
On maximum bandwidth, to aspire for stability and measurable parameter and wherein the gain application in, wide-band amplifier is extremely useful device.These application comprise input amplifier and many other application of the output signal in the read head of fibre optic transmitter and receiver, amplification light player.
These are used and adopt transimpedance amplifier (TIA) usually.These amplifiers have the resistance feedback device.The resistance value of these feedback devices is all depended in the bandwidth of TIA and gain.
In many cases, all wish to obtain high-gain and maximum bandwidth.But, adopt above-mentioned standard TIA can't realize these targets simultaneously.
Also wish in addition TIA can with difference and single-ended signal source cooperating so that in application, obtain bigger flexibility, can obviously not reduce its performance again.
As long as the method that provides before keeping is with regard to the may command gain that is merely able to exchange for very complicated solution the improvement of some aspect of TIA performance, also can't provides simultaneously be independent of bandwidth.
The amplifier of the type of describing in the introductory song is disclosed among the US-A-5581212.In order to enlarge its bandwidth, this amplifier comprises three grades, and wherein TIA is an afterbody.Equally, this wide-band amplifier (operation) can't provide the may command that is independent of amplifier bandwidth gain.
Summary of the invention
Therefore, an object of the present invention is to provide fully differential, variable-gain amplifier and multidimensional amplifier installation, it is control bandwidth and gain independently of each other.
According to the present invention, in the described device of introductory song, realized this purpose, it is characterized in that, input stage comprises the input difference amplifier, wherein contain LOCAL FEEDBACK device and voltage-to-current conversion equipment, be used for described input difference amplifier is connected with intergrade, its feature also is, intergrade comprises first and second branch roads from each common node to reference node, common node is by described input stage, output stage and intergrade are shared, intergrade also comprises current control network, and it is connected to common node through first feedback branch, and is connected to input stage through second feedback branch.The LOCAL FEEDBACK device reduces input impedance and improves the cut-off frequency of input difference amplifier, thereby enlarges bandwidth.Second feedback branch also reduces input impedance, and improves the cut-off frequency of input difference amplifier simultaneously.First and second branch roads between common node and the reference node can be realized with the Low ESR branch road, and the impedance of common node can be reduced.A direct result of this method is: the time constant relevant with common node reduces, and bandwidth increases.Produce thereon and being connected between output and the common node of input difference amplifier of output voltage signal comprise the voltage-to-current conversion equipment, with so that described output signal is adapted to low-impedance node.Described common node is shared by each input of output stage, wherein, and the bandwidth that output stage reduces input impedance and enlarges this grade.Obviously, the bandwidth of fully differential, variable-gain amplifier (following table is shown " amplifier ") is controlled by described LOCAL FEEDBACK, first feedback branch and second feedback branch.Because described output stage is not included in this reponse system, comes ride gain so it can be independent of the bandwidth of " amplifier ".This just makes " amplifier " according to the present invention to be particularly suitable for broadband application.
The embodiment of described " amplifier " has the advantage that has improved common-mode rejection ratio (CMRR), and its direct result is also to have improved whole signal to noise ratio (S/N).
Owing in negative feedback, embed positive feedback, so improved the stability of " amplifier ".
As an illustration, above-mentioned all levels all realize with transistor.In one embodiment, all these transistors are all realized with ambipolar or CMOS technology.
Low input impedance according to " amplifier " of the present invention allows current source for being connected to its input simply.This is the application special concern of optical receiver and so on, and in optical receiver, input unit is a photodetector.These devices are realized with the semiconductor photo diode that is equivalent to current source usually.
Another object of the present invention provides the multidimensional amplifier installation, it is characterized in that, comprise N1 dimension Voltage-controlled Current Source array (VCCS array), the dimension fully differential, variable-gain amplifier array (TIA array) of the 2nd N2 as previously described and control unit, described control unit is connected to VCCS and TIA array.
The VCCS array provides the device that makes the voltage input vector be adapted to the input of any TIA in the array.Control unit comprises and is used for input vector sent to or the device of VCCS array or TIA array.Control unit also comprises the device of control or VCCS array size or TIA array size.
Description of drawings
By below in conjunction with the explanation of accompanying drawing to example embodiment of the present invention, above-mentioned and other feature and advantage of the present invention can be very obvious, among the figure:
Fig. 1 is the block diagram of an embodiment of amplifier,
Fig. 2 is the block diagram of input stage,
Fig. 3 is the block diagram of intergrade,
Fig. 4 is the block diagram of output stage,
Fig. 5 illustrates that the ambipolar-CMOS of amplifier realizes according to an embodiment of the invention,
Fig. 6 illustrates a kind of multidimensional amplifier installation.
Embodiment
Fig. 1 represents the block diagram according to " amplifier " of the present invention.Three main levels, i.e. input stage 100, intergrade 200 and output stages 300 are wherein arranged.Input stage 100 receiving inputted signals (for simplicity, being designated as Iin) after amplifying, send this signal to intergrade 200.Intergrade 200 is connected to input stage 100 and output stage 300.Output stage 300 is connected to intergrade 200, and output signal Vout is provided.
In addition, also express bias stage 400 among the figure, it is as the suitable power supply of described input stage 100, intergrade 200 and output stage 300.
Fig. 2 explanation comprises one type input stage 100 of difference input amplifier, this amplifier adopts difference current control voltage source (CCVS) 101 to realize, for simplicity, its input node is designated as IN+ and IN-, wherein comprise negative feedback 102, and output signal OUT+ and OUT-are provided.These output signals as voltage are connected to two voltage-to-currents (V-I) transducer 103, and these transducers provide output signal LIN+ and LIN-.These output signals are electric currents.Input stage 101 can also be used with the single-ended signal source, makes other input can be used for skew adjustment.
Negative feedback 102 reduces the input impedance of CCVS 101, and improves its cut-off frequency, thereby increases the overall bandwidth of input stage 100.
Because the input node of intergrade 200 has relatively low impedance, and because CCVS101 output is voltage signal, so be provided with two V-I transducers 103.
Fig. 3 represents a kind of intergrade 200.It comprises that two have the current control network (CCN) 201 that feedback connects.It is that 100 input node IN+ and the negative feedback of IN-are connected from intergrade to input stage that feedback connects 203 and 206.It is that positive feedback to common node LIN+ and LIN-is connected that feedback connects 204 and 205.Connecting 202 is connected intergrade 200 with 207 with output stage 300.Input node LIN+ and LIN-are connected to GND through the Low ESR branch road, so node LIN+ and LIN-are the nodes of relatively low impedance.
The effect of CCN is that the duplicate of the electric current by described Low ESR branch road is provided the input node LIN+ that is given to intergrade 200 and LIN-, feeds back to the CCN of input stage 100 and be connected and output stage 300.Positive feedback connects 204 and 205 and has also improved common-mode rejection ratio (CMRR), thereby has improved the signal to noise ratio of " amplifier ".Negative feedback connects 203 and 206 and has also reduced the input impedance of input stage 100, and has improved bandwidth.
Low-impedance node LIN+ and LIN-are shared by described input stage 100, intergrade 200 and output stage 300, this reduced with these nodes and common node between the relevant time constant of impedance, direct result is an overall bandwidth of having expanded " amplifier ".In fact, CCN 201 controls the bandwidth of " amplifier " and has nothing to do with its gain.
Fig. 4 represents a kind of output stage 300.It comprises fully differential output amplifier 301.The fully differential output amplifier adopts CCVS to realize, because it and intergrade 200 and input stage 100 shared low-impedance node LIN+ and LIN-, so have big bandwidth.Fully differential output amplifier 300 has and is independent of the device that amplifier bandwidth is come ride gain.At its output, it provides the fully differential voltage signal between node AOUT+ and AOUT-.
Fig. 5 represents a kind of actual realization of fully differential, variable-gain amplifier.As an illustration, adopted ambipolar and the CMOS transistor.But this circuit also can make up with ambipolar, CMOS or BiCMOS technology or its and realize.For bipolar transistor, control electrode, first main electrode and second main electrode correspond respectively to base stage, emitter and collector.For MOS transistor, control electrode, first main electrode and second main electrode correspond respectively to grid, source electrode and drain electrode.
Shown in Figure 1 three grade 100,200 and 300 dots in Fig. 5.
As an example, difference current control voltage source shown in Figure 2 adopts two bipolar transistor Q1 and Q2 to realize that they are connected with power Vcc with 106 through two resistance 105.Isolate fully with power supply if desired, then available two current sources replace this two resistance 105 and 106.
Negative feedback component 102 is that example illustrates with resistance, but it can be any broadband V-I transducer.V-I transducer 103 is conventional, electric-resistance, but can adopt any broadband V-I transducer.
Just to explanation, input stage 100 provides as fully differential, still, if single-ended input signal source is connected between input node IN+ and the reference node, then imports the skew that node IN-can be used for control " amplifier ".
Connection between input stage 100 and the intergrade 200 is realized by node LIN+ and LIN-.Explanation as an example, two CCN are realized by bipolar transistor Q3, Q4, Q5, Q6, Q7, Q8.Two Low ESR branch roads that connect node LIN+, the LIN-of relatively low impedance and reference node comprise two transistor Q3 and the Q4 that is connected as diode, are designated hereinafter simply as diode Q3 and Q4.Diode Q3 and Q4 are connected to power Vcc through two current sources 209 and 208.
Negative feedback connects two transistor Q5 of 203 and 206 usefulness and Q6 realizes.Transistor Q3, Q5 and current source 209 expression current mirrors, negative-feedback signal 203 is and the proportional electric current of the electric current that flows through diode Q3.Equally, transistor Q4, Q6 and current source 208 expression current mirrors, negative-feedback signal 206 is and the proportional electric current of the electric current that flows through diode Q4.In a kind of possible actual realization, electric current 203 and 206 can be the duplicate by the electric current of diode Q4 and Q3.
Two transistor Q8 and Q7 produce positive feedback signal 204 and 205.Transistor Q8 and diode Q4 and current source 208 expression current mirrors, positive feedback signal 204 is and the proportional electric current of electric current that passes through diode Q4.
Equally, transistor Q7 and diode Q3 and current source 209 expression current mirrors, positive feedback signal 205 is and the proportional electric current of electric current that passes through diode Q3.
In a kind of possible actual realization, electric current 204 and 205 can be the duplicate by the electric current of diode Q4 and Q3.
As shown in Figure 5 in a kind of realization of intercaste 200, common node LIN+ and LIN-overlap with output node INFIN+ and INFIN-as the input node of output stage 300.
Transistor Q9, diode Q3, current source 209 and resistance 303 constitute current mirror, and is therefore, proportional with the electric current by diode Q3 by the electric current of resistance 303.
Equally, transistor Q10, diode Q4, current source 208 and resistance 302 constitute current mirror, and is therefore, proportional with the electric current by diode Q4 by the electric current of resistance 302.
Because input node INFIN+ and INFIN-are low-impedance node, therefore, output stage has the bandwidth of expansion.
The entire gain of " amplifier " can be controlled by the value of resistance 302 and 303, and the gain of " amplifier " can be independent of its bandwidth to be adjusted, by intergrade 200 controls.
Fig. 6 provides an embodiment according to multidimensional amplifier installation 500 of the present invention.The multidimensional amplifier installation is characterised in that and comprises N1 dimension Voltage-controlled Current Source array (VCCS array) the 510 and the 2nd N2 dimension fully differential, variable-gain amplifier array (TIA array) 520, and control unit 530, described control unit 530 is connected to VCCS and TIA array.
Described control unit 530 can send to described VCCS array 510 through signal path 1 with the input vector signal, perhaps sends to TIA array 520 through signal path 3.Also have a signal paths 2, it is the output vector of described VCCS array 510.
If input vector is a voltage vector, then send it to VCCS array 510 through signal path 1.The output signal of VCCS array is then sent to the input of TIA array through signal path 2 and signal path 3 by control unit 530.
If input vector is a current phasor, then it sends to the TIA array by control unit 530 through signal path 3, and VCCS array 510 and input vector are disconnected.If input vector comprises the mixing of voltage and current component, then component of voltage is sent to TIA array 520 through path 1,2 and 3, current component is sent through path 3.
The size of each unit that big or small control access is a described VCCS array of control and described TIA array and the control signal vector of quantity.For example, if N1=N2=1, and only selected a VCCS and a TIA, then obtain a broadband Voltage-controlled Current Source.If N1=2 and N2=1, this set then can define the switch matrix that is used for broadband signal.In this case, which input VCCS received signal and which TIA is big or small control signal control output signal is provided.In this case, the effect of sort circuit is similar to the crossbar switch that is used for high-frequency signal.
Should be pointed out that if input vector is not a current phasor or voltage vector, then can be according to the attribute of input vector component, through the VCCS array or through TIA array selection path.For example, when input vector was an electric charge vector, situation came to this.
In addition, signal path can be hard wired or the available computers program programme.
Output vector is a kind of vector, and it comprises the output of the fully differential, variable-gain amplifier of the application most preferred embodiment of being selected by big or small control signal.
Should be pointed out that protection scope of the present invention is not limited to embodiment as herein described.Protection scope of the present invention is not limited by the reference number in claims also.The existence of any key element beyond claims definition is not got rid of in the use that verb " comprises ".Do not get rid of the existence of a plurality of these class key elements at the indefinite article " " of certain key element front.Constitute form that the device of the present invention's part can specialized hardware or realize with the form of programmable universal processor.The invention reside in any new feature or combination of features.
Claims (13)
1. fully differential, variable-gain amplifier comprises:
Input stage (100), intergrade (200) and output stage (300), described input stage (100) is connected with described intergrade (200), and described intergrade is connected with described output stage (300),
Voltage-to-current conversion equipment (103) is characterized in that,
Described input stage comprises difference input amplifier (101), and this amplifier has LOCAL FEEDBACK device (102) and described voltage-to-current conversion equipment (103), be used for described input amplifier (101) is connected to described intergrade (200),
Described intergrade (200) comprises first and second branch roads from each common node (LIN+ and LIN-) to reference node, wherein common node (LIN-, LIN+) shared by described input stage (100), output stage (300) and intergrade (200),
Described intergrade (200) also comprises current control network (201), and it is connected to described common node through first feedback branch, and (LIN-LIN+), and is connected to described input stage through second feedback branch.
2. amplifier as claimed in claim 1 is characterized in that, described first feedback branch comprises negative feedback arrangement (202,207), and described second feedback branch comprises positive feedback device (204,205).
3. amplifier as claimed in claim 1 is characterized in that, described LOCAL FEEDBACK device comprises negative feedback arrangement (102).
4. amplifier as claimed in claim 2 is characterized in that,
Described input stage (100) comprises the current-controlled voltage source (101) with local negative feedback (102),
Described intergrade (200) comprises described positive and negative feedback device, is used for flowing into input and the described output stage (300) of the current replication of described first and second branch roads to described current-controlled voltage source (101).
5. amplifier as claimed in claim 4 is characterized in that described output stage comprises current-controlled voltage source.
6. a multidimensional amplifier installation (500), it is characterized in that, comprise N1 dimension Voltage-controlled Current Source array (510), the 2nd N2 as claimed in claim 1 dimension fully differential, variable-gain amplifier array (520) and control unit (530), described control unit (530) is connected to described Voltage-controlled Current Source array and described fully differential, variable-gain amplifier array.
7. multi dimension device as claimed in claim 6 (500), it is characterized in that described control unit (530) comprises and is used for controlling the size of described Voltage-controlled Current Source array (510) and/or the device of the size of described fully differential, variable-gain amplifier array (520) by big or small control signal.
8. multi dimension device as claimed in claim 7 (500) is characterized in that, described big or small control signal is first signal phasor.
9. multi dimension device as claimed in claim 6 (500), it is characterized in that described control unit (530) is included under the control of input control signal, control input vector or send to described Voltage-controlled Current Source array (510) or send to the device of described fully differential, variable-gain amplifier array (520) through another signal path (3) through signal path (1).
10. multi dimension device as claimed in claim 9 (500) is characterized in that, described input control signal is the secondary signal vector.
11. device as claimed in claim 9, it is characterized in that, if described input vector is a voltage vector, then described signal path (1) is identical for described input vector, and described another signal path (3) is the output signal array (2) that described Voltage-controlled Current Source array (510) produces.
12. device as claimed in claim 9, it is characterized in that, if described input vector is a current phasor, then described another signal phasor (3) is identical for described current phasor, and described Voltage-controlled Current Source array (520) disconnects with described current phasor.
13. device as claimed in claim 6, it is characterized in that, described fully differential, variable-gain amplifier array (520) comprises output vector, and described output vector is the 3rd signal phasor, comprising the output of fully differential, variable-gain amplifier as claimed in claim 1.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP01200064 | 2001-01-10 | ||
| EP01200064.2 | 2001-01-10 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1526197A CN1526197A (en) | 2004-09-01 |
| CN1288839C true CN1288839C (en) | 2006-12-06 |
Family
ID=8179737
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB018090435A Expired - Fee Related CN1288839C (en) | 2001-01-10 | 2001-12-12 | Fully differential, variable-gain amplifier and a multidimensional amplifier arrangement |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6469580B2 (en) |
| EP (1) | EP1352466B1 (en) |
| JP (1) | JP4076858B2 (en) |
| CN (1) | CN1288839C (en) |
| AT (1) | ATE407475T1 (en) |
| DE (1) | DE60135678D1 (en) |
| WO (1) | WO2002056458A2 (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7570112B2 (en) * | 2005-12-15 | 2009-08-04 | Siemens Medical Solutions Usa, Inc. | Ultrasound imaging or other use variable input impedance preamplifier |
| KR100980347B1 (en) * | 2008-09-05 | 2010-09-06 | 주식회사 실리콘웍스 | An amplifier including dithering switches and display driving circuit using the amplifier |
| US9246601B2 (en) * | 2011-05-03 | 2016-01-26 | Yunzhi Dong | Optical receiver |
| CN102394581A (en) * | 2011-09-19 | 2012-03-28 | 张兴发 | Full differential operational amplifier |
| CN104135240A (en) * | 2014-07-23 | 2014-11-05 | 西安空间无线电技术研究所 | Fully differential operational amplification application circuit determining method based on loop feedback coefficient |
| US9912304B2 (en) * | 2015-04-17 | 2018-03-06 | Analog Devices, Inc. | Two-input amplifier |
| CN109274341A (en) * | 2018-08-19 | 2019-01-25 | 天津大学 | Fully differential transimpedance amplifier based on standard CMOS process visible light communication |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3919654A (en) * | 1974-08-14 | 1975-11-11 | Bell Telephone Labor Inc | Syllabic compandor |
| US4085382A (en) * | 1976-11-22 | 1978-04-18 | Linear Technology Inc. | Class B amplifier |
| US4429283A (en) * | 1981-11-12 | 1984-01-31 | Rca Corporation | Differential current amplifier |
| GB8513329D0 (en) * | 1985-05-28 | 1985-07-03 | Secr Defence | Transconductors |
| JP2766264B2 (en) * | 1987-10-12 | 1998-06-18 | 株式会社東芝 | Differential amplifier circuit |
| US5581212A (en) | 1993-10-18 | 1996-12-03 | Industrial Technology Research Institute | Fully differential CMOS transconductance-transimpedance wide-band amplifier |
| JP2000031763A (en) * | 1998-07-14 | 2000-01-28 | Fujitsu Ltd | Variable gain circuit |
| JP2000232328A (en) * | 1999-02-09 | 2000-08-22 | Nec Ic Microcomput Syst Ltd | Gain control circuit for variable gain amplifier |
-
2001
- 2001-12-12 AT AT01273146T patent/ATE407475T1/en not_active IP Right Cessation
- 2001-12-12 DE DE60135678T patent/DE60135678D1/en not_active Expired - Lifetime
- 2001-12-12 JP JP2002557006A patent/JP4076858B2/en not_active Expired - Fee Related
- 2001-12-12 EP EP01273146A patent/EP1352466B1/en not_active Expired - Lifetime
- 2001-12-12 CN CNB018090435A patent/CN1288839C/en not_active Expired - Fee Related
- 2001-12-12 WO PCT/IB2001/002543 patent/WO2002056458A2/en active IP Right Grant
-
2002
- 2002-01-08 US US10/042,445 patent/US6469580B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US20020109546A1 (en) | 2002-08-15 |
| JP2004518325A (en) | 2004-06-17 |
| CN1526197A (en) | 2004-09-01 |
| JP4076858B2 (en) | 2008-04-16 |
| WO2002056458A3 (en) | 2003-03-13 |
| DE60135678D1 (en) | 2008-10-16 |
| ATE407475T1 (en) | 2008-09-15 |
| US6469580B2 (en) | 2002-10-22 |
| EP1352466A2 (en) | 2003-10-15 |
| EP1352466B1 (en) | 2008-09-03 |
| WO2002056458A2 (en) | 2002-07-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107147448B (en) | A kind of broadband optical receiver front-end circuit of high sensitivity | |
| CN1062997C (en) | Grounded-base transistor amplifier | |
| CN102820857A (en) | Transimpedance amplifier with broad band and high gain, design method and amplifier chip | |
| AU679791B2 (en) | Transimpedance amplifier circuit with feedback and load resistor variable circuits | |
| CN111277232B (en) | Ultra-wideband amplifier unit circuit based on improved TIA | |
| CN1288839C (en) | Fully differential, variable-gain amplifier and a multidimensional amplifier arrangement | |
| US6538514B2 (en) | Compensation method in a class-G amplifier output stage | |
| CN103840775B (en) | Limiting amplifier allowing direct-current offset eliminating function to be achieved on sheet | |
| CN111865244A (en) | Digital control variable gain amplifier | |
| US6982600B2 (en) | Class G-amplifiers | |
| CN203722582U (en) | Limiting amplifier for realizing direct-current maladjustment elimination function on chip | |
| CN114337841B (en) | Analog front end module of ultra-wideband optical receiver | |
| US8742846B1 (en) | Selectable gain differential amplifier | |
| CN113630096A (en) | Rail-to-rail output circuit of high-speed fully differential amplifier and high-speed fully differential amplifier | |
| TWI330934B (en) | ||
| CN107733383B (en) | Transimpedance amplifying circuit and design method thereof | |
| CN107810600A (en) | Balanced differential trans-impedance amplifier and balance method with single ended input | |
| CN1667969A (en) | Mirror-image suppression low noise amplifier | |
| CN1076564A (en) | A kind of complementary common-mode current-stable compound emitter voltage follower | |
| US11218120B2 (en) | Programmable amplifiers | |
| KR20040052302A (en) | Source follower type preamplifier for improving bandwith | |
| CN113422582B (en) | High bandwidth linear variable gain amplifier | |
| US20080297255A1 (en) | Receiver Comprising an Amplifier | |
| CN113972906A (en) | Broadband level shift circuit and design method thereof | |
| JP4422245B2 (en) | Optical receiver |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: NXP CO., LTD. Free format text: FORMER OWNER: ROYAL PHILIPS ELECTRONICS CO., LTD. Effective date: 20070831 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20070831 Address after: Holland Ian Deho Finn Patentee after: Koninkl Philips Electronics NV Address before: Holland Ian Deho Finn Patentee before: Koninklike Philips Electronics N. V. |
|
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20061206 Termination date: 20101212 |