CN1318853C - 跳变调整 - Google Patents
跳变调整 Download PDFInfo
- Publication number
- CN1318853C CN1318853C CNB031495958A CN03149595A CN1318853C CN 1318853 C CN1318853 C CN 1318853C CN B031495958 A CNB031495958 A CN B031495958A CN 03149595 A CN03149595 A CN 03149595A CN 1318853 C CN1318853 C CN 1318853C
- Authority
- CN
- China
- Prior art keywords
- bit stream
- signal
- saltus step
- bit
- expection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 14
- 238000012360 testing method Methods 0.000 claims description 21
- 230000004044 response Effects 0.000 claims description 2
- 230000001427 coherent effect Effects 0.000 claims 2
- 238000011156 evaluation Methods 0.000 claims 2
- 230000007704 transition Effects 0.000 abstract description 8
- 230000008859 change Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000005764 inhibitory process Effects 0.000 description 2
- 230000005055 memory storage Effects 0.000 description 2
- 238000005086 pumping Methods 0.000 description 2
- 238000005070 sampling Methods 0.000 description 2
- 230000000454 anti-cipatory effect Effects 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000036962 time dependent Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
- G01R31/31937—Timing aspects, e.g. measuring propagation delay
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31926—Routing signals to or from the device under test [DUT], e.g. switch matrix, pin multiplexing
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Tests Of Electronic Circuits (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
Claims (8)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP020211454 | 2002-09-24 | ||
EP02021145.4 | 2002-09-24 | ||
EP02021145A EP1316808B1 (en) | 2002-09-24 | 2002-09-24 | Transition adjustment |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1485624A CN1485624A (zh) | 2004-03-31 |
CN1318853C true CN1318853C (zh) | 2007-05-30 |
Family
ID=8185482
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB031495958A Expired - Fee Related CN1318853C (zh) | 2002-09-24 | 2003-07-17 | 跳变调整 |
Country Status (5)
Country | Link |
---|---|
US (1) | US9103887B2 (zh) |
EP (1) | EP1316808B1 (zh) |
JP (1) | JP2004117344A (zh) |
CN (1) | CN1318853C (zh) |
DE (1) | DE60200289T2 (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7526054B2 (en) * | 2005-03-04 | 2009-04-28 | Analog Devices, Inc. | Method, article, and apparatus for a dynamic phase delay compensator |
US7394277B2 (en) * | 2006-04-20 | 2008-07-01 | Advantest Corporation | Testing apparatus, testing method, jitter filtering circuit, and jitter filtering method |
US20090113245A1 (en) * | 2007-10-30 | 2009-04-30 | Teradyne, Inc. | Protocol aware digital channel apparatus |
KR102458563B1 (ko) * | 2018-02-12 | 2022-10-28 | 한국전자통신연구원 | 백스캐터 통신을 사용한 통신 방법 및 통신 장치 |
CN112104339B (zh) * | 2020-08-28 | 2021-06-01 | 电子科技大学 | 一种适用于含跳变边沿信号的平滑滤波方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62269410A (ja) * | 1986-05-16 | 1987-11-21 | Tokyo Optical Co Ltd | 走査同期信号発生回路 |
JPS6331212A (ja) * | 1986-07-24 | 1988-02-09 | Nec Corp | 位相同期回路 |
JPS6467029A (en) * | 1987-08-07 | 1989-03-13 | Rca Licensing Corp | Phase matching circuit |
JPH02141117A (ja) * | 1988-11-22 | 1990-05-30 | Yamaha Corp | デジタルフィルタ |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5272729A (en) * | 1991-09-20 | 1993-12-21 | International Business Machines Corporation | Clock signal latency elimination network |
US5436937A (en) * | 1993-02-01 | 1995-07-25 | Motorola, Inc. | Multi-mode digital phase lock loop |
JP3636506B2 (ja) * | 1995-06-19 | 2005-04-06 | 株式会社アドバンテスト | 半導体試験装置 |
JP3502450B2 (ja) * | 1994-08-22 | 2004-03-02 | 株式会社アドバンテスト | パターン発生器 |
KR100343842B1 (ko) * | 1998-02-09 | 2002-07-20 | 가부시키가이샤 아드반테스트 | 반도체 디바이스 시험장치 |
US6100733A (en) * | 1998-06-09 | 2000-08-08 | Siemens Aktiengesellschaft | Clock latency compensation circuit for DDR timing |
US6820234B2 (en) * | 1998-06-29 | 2004-11-16 | Acuid Limited | Skew calibration means and a method of skew calibration |
US6181616B1 (en) * | 1998-09-03 | 2001-01-30 | Micron Technology, Inc. | Circuits and systems for realigning data output by semiconductor testers to packet-based devices under test |
JP3114934B2 (ja) * | 1998-10-09 | 2000-12-04 | 株式会社アドバンテスト | 自動パターン同期回路及び同期方法 |
US6442223B1 (en) * | 1999-04-26 | 2002-08-27 | International Business Machines Corporation | Method and system for data transfer |
US6993695B2 (en) * | 2001-06-06 | 2006-01-31 | Agilent Technologies, Inc. | Method and apparatus for testing digital devices using transition timestamps |
-
2002
- 2002-09-24 DE DE60200289T patent/DE60200289T2/de not_active Expired - Lifetime
- 2002-09-24 EP EP02021145A patent/EP1316808B1/en not_active Expired - Fee Related
-
2003
- 2003-05-28 US US10/446,568 patent/US9103887B2/en not_active Expired - Fee Related
- 2003-07-17 CN CNB031495958A patent/CN1318853C/zh not_active Expired - Fee Related
- 2003-09-03 JP JP2003311323A patent/JP2004117344A/ja not_active Ceased
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62269410A (ja) * | 1986-05-16 | 1987-11-21 | Tokyo Optical Co Ltd | 走査同期信号発生回路 |
JPS6331212A (ja) * | 1986-07-24 | 1988-02-09 | Nec Corp | 位相同期回路 |
JPS6467029A (en) * | 1987-08-07 | 1989-03-13 | Rca Licensing Corp | Phase matching circuit |
JPH02141117A (ja) * | 1988-11-22 | 1990-05-30 | Yamaha Corp | デジタルフィルタ |
Also Published As
Publication number | Publication date |
---|---|
DE60200289D1 (de) | 2004-04-29 |
EP1316808B1 (en) | 2004-03-24 |
CN1485624A (zh) | 2004-03-31 |
US20040057541A1 (en) | 2004-03-25 |
US9103887B2 (en) | 2015-08-11 |
JP2004117344A (ja) | 2004-04-15 |
EP1316808A1 (en) | 2003-06-04 |
DE60200289T2 (de) | 2005-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101069120B1 (ko) | 다수의 시간 도메인들을 갖는 시스템에서 이벤트들을 시간 순서화하기 위한 장치 및 방법 | |
US6894933B2 (en) | Buffer amplifier architecture for semiconductor memory circuits | |
US7287105B1 (en) | Asynchronous-mode sync FIFO having automatic lookahead and deterministic tester operation | |
US5987081A (en) | Method and apparatus for a testable high frequency synchronizer | |
US7562244B2 (en) | Method for data signal transfer across different clock-domains | |
JPWO2006030904A1 (ja) | 半導体装置、及び通信制御方法 | |
KR100543646B1 (ko) | 동기식 버스 인터페이스를 위한 자동 지연 검출과 수신기 조정 방법 및 시스템 | |
US6949955B2 (en) | Synchronizing signals between clock domains | |
US20030191995A1 (en) | System for communicating with synchronous device | |
KR100958902B1 (ko) | 위상 조정 기능의 평가 방법, 정보 처리 장치, 및 컴퓨터판독 가능한 정보 기록 매체 | |
CN1318853C (zh) | 跳变调整 | |
US7079612B2 (en) | Fast bit-error-rate (BER) test | |
US7054356B2 (en) | Method and apparatus for testing serial connections | |
US7260166B2 (en) | Systems for synchronizing resets in multi-clock frequency applications | |
US7430141B2 (en) | Method and apparatus for memory data deskewing | |
US7424059B2 (en) | Data transfer circuit | |
US6996201B2 (en) | Data receiving system robust against jitter of clock | |
CN111262583B (zh) | 亚稳态检测装置和方法、adc电路 | |
US7154809B2 (en) | Method for measuring the delay time of a signal line | |
JP2936807B2 (ja) | 集積回路 | |
EP2235898B1 (en) | Channel skew identification and notification | |
US7305575B2 (en) | Interface circuit that interconnects a media access controller and an optical line termination transceiver module | |
US6813723B1 (en) | Method of compensating for delay between clock signals | |
JPH0996663A (ja) | 周期発生装置 | |
US7180935B2 (en) | System and method for compensating for delay time fluctuations |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: VERIGY (SINGAPORE) PTE LTD Free format text: FORMER OWNER: ANJELEN SCI. + TECH. INC. Effective date: 20080418 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20080418 Address after: Singapore Singapore Patentee after: Verigy Pte Ltd Singapore Address before: American California Patentee before: Anjelen Sci. & Tech. Inc. |
|
ASS | Succession or assignment of patent right |
Owner name: ADVANTEST (SINGAPORE) PTE. LTD. Free format text: FORMER OWNER: VERIGY (SINGAPORE) PTE. LTD. Effective date: 20120425 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20120425 Address after: Singapore Singapore Patentee after: Verigy Pte Ltd Singapore Address before: Singapore Singapore Patentee before: Inovys Corp. |
|
ASS | Succession or assignment of patent right |
Owner name: ADVANTEST CORP. Free format text: FORMER OWNER: ADVANTEST (CHINA) CO., LTD. Effective date: 20150430 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150430 Address after: Tokyo, Japan, Japan Patentee after: ADVANTEST CORP Address before: Singapore Singapore Patentee before: Verigy Pte Ltd Singapore |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070530 Termination date: 20200717 |
|
CF01 | Termination of patent right due to non-payment of annual fee |