CN1290198C - 具铅直mos晶体管之dram胞元排列及其制造方法 - Google Patents
具铅直mos晶体管之dram胞元排列及其制造方法 Download PDFInfo
- Publication number
- CN1290198C CN1290198C CNB028109082A CN02810908A CN1290198C CN 1290198 C CN1290198 C CN 1290198C CN B028109082 A CNB028109082 A CN B028109082A CN 02810908 A CN02810908 A CN 02810908A CN 1290198 C CN1290198 C CN 1290198C
- Authority
- CN
- China
- Prior art keywords
- mos transistor
- source
- substrate
- row
- rib
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/036—Making the capacitor or connections thereto the capacitor extending under the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Thin Film Transistor (AREA)
Abstract
沿着内存胞元矩阵的某一行(column)所排列的沟道区域(6)乃是一被栅极介电层(9)所围绕的肋条(7)之一部分。属于某列(row)的MOS晶体管之栅电极(11,12)则是一类似条状之字符线(10)的一部分,以致于在该内存胞元矩阵的每个交叉点都各具有一伴随着联合字符线(10)之栅电极(11,12)的铅直双栅极MOS晶体管,其中该联合字符线(10)系位于联合肋条(7)两侧上的沟槽(5)之中。
Description
技术领域
本案系为一与具有铅直MOS晶体管之DRAM胞元排列及其制造方法有关的发明,其中该晶体管并不具有任何浮体(floating bodies)但却为完全耗尽者。
背景技术
当前,在一DRAM胞元排列中所使用的内存胞元,例如一动态的半导体内存,几乎都是单一晶体管的内存胞元,其系已为众所皆知之装置并且具有一MOS选择晶体管以及一电容器。在内存胞元内的信息乃是以电荷的形式储存于该电容器之中。该电容器以在该晶体管透过一字符线而被驱动之时该电容器的电荷便可透过一位线而被读出的方式来与该晶体管相连接。
一般而言,制作出一具有高封装密度的DRAM胞元排列乃是努力的方向之一。就此观点来看,把MOS晶体管设计成铅直晶体管将是有利的,其中在该铅直晶体管之中的源极、沟道区域以及漏极乃彼此相叠。一此类型的MOS晶体管仅占有与沟道长度无关的小空间。再者,把每个内存胞元的铅直晶体管及其相联合在一起的电容器以彼此相互铅直地排列在一半导体基板上则是另一努力方向。
一包含大量此类型内存胞元的排列已为人所知,例如,可由专利案DE4,430,483A1之中获知。每个内存胞元具有一类似柱状且铅直排列地选择晶体管与一电流沟道,其中该选择晶体管在一半导体基板柱之中乃包含一漏极区域与一源极区域,而该电流沟道则是在铅直方向上进行传播,并在该漏极与该源极之间运作,此外,该电流沟道更是受到一环绕于该基板柱且与该基板柱之间仅以一层氧化物相隔的一控制栅极所控制。举例来说,包含有掺杂多晶硅以及各式内存胞元的控制栅极系为相互电连结,并形成了用以驱动该选择晶体管的字符线。
一此类已为人所熟知的MOS晶体管的特殊问题系为,举例来说,该类似柱状的沟道区域,其系与该基板以及其内的载流子收集器相绝缘,乃可改变阈值电压值。此活性区域的完全绝缘亦会出现于其它基板上,例如绝缘层上硅晶(Silicon-on-Insulator,SOI)基板,其有一些优点但是同时亦导致了一些缺点,已知的缺点为浮体效应(floatingbody effects)。此等效应系因在该活性区域内生成的载流子无法流出而造成。此特别适用于就MOS晶体管的沟道区域中所生成之载流子而言。
另一方面,在已为人熟知的MOS晶体管中,尽管该环绕于沟道区域的该栅极并无法保证耗尽区(depletion region)自该类似柱状之沟道区域的周围就是以全方位的方式延伸至其中央,亦即并无法确定该MOS晶体管在被一完全充满该沟道区域的耗尽区之中是否真的处于完全耗尽(fully depleted)的型态。
鉴于考虑此类完全耗尽之MOS晶体管的优点,各方对于其之需求乃是与日遽增,而此类完全耗尽之MOS晶体管似乎仅在该P型掺杂沟道区域(p-doped channel region)受到某些方法所限制的情况下方得以实现,其系与其它平面标准MOS晶体管的状况不同(在其它平面标准晶体管之中,该p型掺杂沟道区域并无法自基板分离)。举例来说,对于已为人所熟知的晶体管之类似柱状的沟道区域或是在一SOI基板上的平面MOS晶体管而言,上述情形便可能出现。然而,事实上,在这些情况之中,因为绝缘的缘故,沟道区域与基板之间的连结并存在,另一方面,如上所述,已发现其实际上反而会导致一伴随有浮体的情况发生。
专利案DE 19,929,211 A1已揭露一DRAM胞元排列以及一制造方法,其中,MOS晶体管系被设计成铅直的晶体管,而并已避免其中发生浮体效应。在该文件中所述及的晶体管在具有新贴近之栅极的基板中形成一丘状的突起,而在该突起的另一侧,该沟道区域系透过一传导结构而被电连结至该栅极,因此,在该沟道区域内生成的载流子即可流走。然而,在此已为人熟知的胞元排列的整个结果系为一杂***织的结构,其系与制造方式同样地复杂。
发明内容
本发明系以提供一DRAM胞元排列及其制造方法之目的为基础,本发明提供了处于完全耗尽之型态(fully depleted type)下却尽可能地不具有浮体的晶体管,且在此同时,本发明亦确保所使用的方法系为一简单的制造过程。
根据本发明,上述目的系下述的DRAM胞元排列而达成。
本发明提供了一具有铅直MOS晶体管的DRAM胞元排列,
-系包含一内存胞元的排列矩阵,其中每个内存胞元各具有一MOS晶体管以及一电容器,其中该MOS晶体管具有以层状由上至下相互堆栈的一上部源极/漏极区域、一沟道区域以及一下部源极/漏极区域,而该电容器系与该MOS晶体管相连结,
-其中该内存胞元矩阵之MOS晶体管的沟道区域系被排列于行(column)以及列(roW)之中,且沿着某一行(column)所排列的沟道区域系为在一基板中水平运行之肋条的一部份,
-其中每个肋条的两侧系分别被一栅极介电层(gate dielectriclayer)所围绕并且位在该上部源极/漏极之上,
-其中沿着该内存矩阵之某一列(row)排列的MOS晶体管之栅电极系为一类似条状之字符线的一部份,该字符线系与位在该肋条之上的该列(row)相平行之形式而运作,并自上方开始占用沟槽,其中该沟槽系被形成于沿着该行(column)方向的肋条之间,进以填补这些沟槽直到其超出该字符线之宽度;
-以致于内存胞元矩阵的每个交叉点都有一具有联合字符线之栅电极的铅直双栅极MOS晶体管,其中该联合字符线系位于相联合之肋条的两侧上之沟槽内。
首先,本发明的基本概念包含该铅直晶体管所具有之以沟道区域的宽度与掺杂为基础的横向双栅极将很容易地使晶体管以耗尽的形式而生成,其次则是,晶体管可透过与其相连结的肋条而与基板边缘的沟道区域相接触,进以使得载流子可流走。
一较佳的实施例提供了一DRAM胞元排列,
-其中每个内存胞元各具有一电容器,其堆栈于该MOS晶体管之下且电连结于下部源极/漏极区域,
-而且有一金属位线在沿着某一行(column)并与其平行而排列的MOS晶体管之上运作,其中该金属位线系设于该等字符线之上并且与联合的MOS晶体管之上部源极/漏极区域相电连结,
一行(column)之上部源极/漏极区域可能利于成形类似条状(strip-like)的连续区域,而且亦可能连带地被连结至相对应的金属位线。
本发明进一步地提供了一制作上述的DRAM胞元排列的方法,其包含以下步骤:
-a)布植掺杂离子以便在一基板上生成一上部源极/漏极区域数组;
-b)以由微影制程所产生的光罩图案来蚀刻沟槽进以产生相连结而形成肋条的沟道区域;
-c)在沟槽内产生一覆盖层并在肋条的表面产生一栅极介电层;
-d)沉淀并图案化该类似条状的字符线,而栅电极即被生成于各个MOS晶体管的两侧;
-e)在基板的前侧面(front surface)沉淀一具有晶圆接合能力的第一辅助层,之后再施用一第一辅助载体基板至该第一辅助层,接着再将该基板移除;
-f)布植掺杂离子以便在该沟道区域上生成一下部源极/漏极区域数组;
-g)藉由浅沟槽绝缘(shallow trench isolation,STI)技术来产生浅绝缘沟槽(shallow isolation trenches)。
藉由下列的附加步骤,本发明特别开启了一从头到尾都非常简便的DRAM制作方法,该等附加步骤系包含:
-h)产生接触结构与电容器,其等乃堆栈在该第一辅助载体基板的前侧面之上,并且与联合的MOS晶体管的下部源极/漏极区域相连结
-i)在该第一辅助载体基板的前侧面沉淀一具有晶圆接合能力的第二辅助层,之后再施用一第二辅助载体基板至该第二辅助层,接着再移除该第一辅助载体基板与该第一辅助层;
-j)在该第二辅助载体基板的前侧面上形成一结构金属位线以直接与该上部源极/漏极区域电接触。
本发明之DRAM胞元排列及其制作方法的较佳实施例系伴随有附图而被描述于后。
附图说明
图1a、2a、3及4系呈现了图1b之截线A-A的截面图标,进以说明了本发明的DRAM胞元排列制作方法所包含的成功处理步骤;
图1b与2c系分别呈现了根据图1a与2c中所示的本发明处理步骤而制成的DRAM胞元排列之平面图;
图2b则呈现了图2c中之截线B-B的截面图标。
具体实施方式
本发明的DRAM胞元排列制作方法中所包含的个别处理步骤系伴随有图1至图4而被描述于后。
举例来说,图1b呈现了一四内存胞元的排列(数组),其中,当类似条状且定义了该矩阵的行(column)之上部源极/漏极区域4在每个个案之中皆在排列于某一行中的晶体管之上运作时,呈现于图1b之平面图中的类似条状字符线10(栅极)系定义了该矩阵的列(row)并且与在一列之中彼此相连而排列的晶体管相接触。
图1a呈现了一通过图1b中之截线A-A上的胞元排列之截面。如同将在后续内容中被更详细解释的部分,由一SOI基板来作为起始的制作技术乃是有利的,换言之即是由具有一p型硅层(p-silicon layer)3以及一埋藏式氧化物层(buried oxide layer)2的基板1开始进行制作,其中该p型硅层3系被图案化(patterned)至该基板之上,而该埋藏式氧化物层2系位于p型硅层3该与该基板1之间。
由图1a可知,一开始的布植步骤乃在于在SOI晶圆上,即在该p型硅层3之上,产生一上部n型掺杂(n-doped)源极/漏极区域。就此处理程序的观点来看,其它的布植步骤(源井、接口设备等等之数组)以及针对于接口设备而藉由使用STI技术所产生的沟槽绝缘都将因而更容易地被执行。
接着则是以经过微影蚀刻所产生之光罩图案来干蚀刻沿着行(column)方向所运行的沟槽5,进以留下被沟槽5所界定的连续性之p型硅肋条7(请参考第图2b)。彼此相连的晶体管之沟道区域6因而导致了该列方向(请参考图1a)。
举例来说,在下一步骤中,氮化硅系经由化学机械研磨(chemicaimechanical polishing,CMP)过程而被沉淀,接着亦被回蚀,以致于其次作为覆盖层8的氮化物层被生成于沟槽5之中。接着,栅极氧化物9即被生成于肋条7的两侧以及上部,如果适当的话,此程序可分别针对在该胞元数组或是接口设备中的晶体管而实施。该栅极氧化物9特别可藉一热生长氧化物层(thermally grown oxide layer)的帮助而生成。
下一处理步骤则包含类似条状之字符线10的堆积、微影蚀刻图案化以及蚀刻。导电物质,例如掺杂的多晶硅、钨、氮化硅(siliconnitride,SiN),或是一具有中间氮化钨层的层状***将充填该沟槽5,以致于栅电极11与12即被生成。蚀刻字元线10之后,其它的SiN堆及以及蚀刻步骤可被执行,特别是在微细垫片(spacers)的制作之中。再者,举例而言,其它的源极/漏极区域可被布植于接口设备之中,以利于在芯片上产生逻辑电路。最后,一具有晶圆接合能力的第一辅助层13即被堆积,而且,若是有需要,该第一辅助层13系为平面式的堆积而呈现出了图1a所示之生成状态,其中典型的第一辅助层13系为一氧化物层或者也可能是一硼磷硅酸盐玻璃(Borophospho-silicateGlass,BPSG)层。
在进一步的步骤中,系为一晶圆接合步骤,一第一辅助载体基板14即被施用或是黏合至该平面状的辅助(氧化物)层13。此可藉由加热相反的表面并接着予以结合而实现。在接合面已被结合并冷却之后,一无法松脱的化学接合便在预定的时间之后生成于该辅助(氧化物)层13与该第一辅助载体基板14之间。
对于其它处理步骤而言,此刚开始形成的结构之制作系发生在相反的两侧。因此,整个结构即被”翻转(turned over)”,而且位于顶部并伴随着利于作为蚀刻物的埋藏式氧化物层2的基板1即经湿式蚀刻而被蚀去。然后,该埋藏式氧化物层2系便随着覆盖层8一起透过一化学机械平面化作用CMP或是藉其它蚀刻步骤而被移除,其中该覆盖层8一般为氮化硅层,并已预先被生成以便用来在栅极氧化物9之前终止这些过程。
请参考图2a,掺杂离子被布植入尚未被覆盖的表面,亦即前述的背面,以便在沟道区域6之上产生一下部源极/漏极区域的数组15。接着,请参考第2b与c图,浅隔离沟槽16即透过一般的方式(微影蚀刻,蚀刻,氧化物沉淀或是CMP)来使用STI技术而以条状的形式产生,其原因在于该下部源极/漏极区域并不像该上部源极/漏极区域必须是绝缘地。
此导致了如图2所示的结果。假使结合图2a与图2b结合在一起看,那么本发明的基本概念即可以一最简单地方式来描述,其中该图2a与图2b各呈现了一图2c中所示之平面图中的两条线的其一截面,而该等被呈现之截面系为彼此相互垂直的两截面。
图2a清楚的呈现了铅直MOS晶体管,其各包含一上部源极/漏极区域4、一下部源极/漏极区域15以及一沟道区域6,其中该沟道区域6系与该上部源极/漏极区域4以及该下部源极/漏极区域15相垂直而运行,如同该栅极氧化物9一般。藉由类似条状之字符线10所相互连结的栅电极11与12便生成于各个沟槽5至边缘的区域之中,也就是说,生成于沟道区域6的左边与右边。
因此,这些即为根据本发明所得到之具有横向双栅极的铅直晶体管,因此,头一回,根据该沟道区域6的宽度与掺杂,产生真正完全耗尽的晶体管成为一件可能的事情。这些晶体管系以一方式而沿着列(row)的方向而彼此相黏合,该方式系为每个位在横向上的晶体管都具有两个栅电极11与12,而每个位在沟槽5之中的栅电极则可被认为是属于两个相邻的晶体管。
其次,该铅直晶体管系以一方式而沿着行(column)的方向相互堆栈,请参考图2b,其中该沟道区域6即被生成为连续性的肋条7。该晶体管,或是更严格的说该是每一行(column)之晶体管的沟道区域6,将不会形成彼此绝缘的个别硅行(silicon column),但是却可能形成一类似墙状的结构,那就是肋条7。这些结构可在考虑其之尺寸的情况下应用其所具有的类似基板状之特性,或是至少可以开启在基板边缘形成接触的可能性。浮体效应可被认为是降低了或是可认为是透过沟道区域6而被完全消除,其中该沟道区域6系被环绕,因为接触皆在基板的边缘形成。
建议利用内存胞元来制作胞元排列,其中每个排列各包含一铅直晶体管、一排列于该铅直晶体管下方的电容器,以及一设置于该铅直晶体管上方的金属位线。此将实质地需要下列的附加步骤:
首先,先在第一辅助载体基板14的前侧面(front surface)生成接触结构17,并且该接触结构之上生成堆状的电容器。在各种情况下的接触装置17皆被用来连接每个晶体管的下部源极/漏极区域15与该电容器的第一电极18,其中该电容器系堆栈于该晶体管之下。介电质19,例如五氧化钽(tantalum pentoxide),在各个个案之中都是用来区隔该第一电极18与该电容器的相反电极,其中该电容器在各个个案之中都被设计并且连结成为一共享的电容器板20。就一堆栈状的电容器而言,所有的传统实施例(盒状、柱状等等)都可适用,而且也同样适用于各种物质、金属电极以及介电质,特别是具有较高介电常数的介电质。因此,整个电容器便具有一简单、低阻抗的连结,并且可能得以不受限于金属化作用所造成的比例,如同可能伴随着沟槽电容器而发生。
在该堆栈状的电容器已被生成之后,一第二辅助(氧化物)层21便接着被沉淀于该电容器之上,而且一第二辅助载体基板22亦在一晶圆接合步骤之中被施用或是黏合。然后,正个结构便再次被翻转,因此其现在便可藉由使用传统的步骤方法而于辅助载体基板22的前侧面(front surface)之上生成金属位线23以及接触(未图标)。
如图4所示,并且是在”翻转”操作已被执行两次之后,的本发明DRAM胞元排列此刻便具有所想要的排列(基板,在其上的埋藏式电容器,然后则是该铅直晶体管以及位在顶端的金属位线),其提供了一很大规模的整合,其系考虑了铅直排列地选择晶体管以及堆栈于其下方的电容器。一内存胞元的尺寸约为4F2,系伴随有尺寸F不及0.2um(F<0.2um)的最小微影蚀刻特征(lithographic feature)。
用来制作本发明之DRAM胞元排列的制作方法是非常简单,特别是在微影蚀刻方面,另外此制作方法同时也特别包含了一非常简单的金属化作用的操作过程。
特别地,因为此制作方法在处理程序当中使用了多重晶圆接合,故其得以结合了沟槽技术的基本优点(简单的金属化作用,铅直晶体管的整合容易度,其原因在于电容与金属化作用系沿着不同方向而延伸,如本装置中所示者)与堆栈技术的基本优点(制程中的装置、电容器以及金属化作用将具有较低的热预算(thermal budget))。
Claims (4)
1.一种具有铅直MOS晶体管的DRAM胞元排列,
-系包含一内存胞元的排列矩阵,其中每个内存胞元各具有一MOS晶体管以及一与该MOS晶体管相连结的电容器(18,19,20),且该电容器(18,19,20)连接至该MOS晶体管的源极/漏极区域(15,16)的一者,且该源极/漏极区域(15,16)的另一者连接至一位线(23),其中该MOS晶体管各具有以层状而由上至下相互堆栈的一上部源极/漏极区域(4)、一沟道区域(6)以及一下部源极/漏极区域(15),
-其中该内存胞元矩阵之MOS晶体管的沟道区域(6)系被排列于列(row)以及行(column)之中,且沿着其中一行(column)所排列的沟道区域(6)系为在一基板(1)中水平运作之肋条(7)的一部份,
-其中每个肋条(7)的两侧系分别被一栅极介电层(9)所围绕并且是位在该上部源极/漏极(4)之上,
-其中沿着该内存矩阵之某一列(row)所排列的MOS晶体管之栅电极(11,12)系为一类似条状之字符线(10)的一部份,该字符线(10)系与位在该肋条(7)之上的该列(row)相平行而运作,并自上方开始充填沿着行(column)方向的肋条(7)之间而产生的沟槽(5),直到其超出该字符线(10)之宽度,
-以致于在内存胞元矩阵的每个交叉点都有一具有联合字符线(10)的栅电极(11,12)的铅直双栅极MOS晶体管,其中该联合字符线(10)系位于联合肋条(7)的两侧上之沟槽(5)之中。
2.如权利要求1所述的DRAM胞元排列,
-其中每个内存胞元各具有一电容器(18,19,20),其堆栈于该MOS晶体管之下并且电连结于下部源极/漏极区域(15),
-而且其中还有一金属位线(23)在沿着某一行(column)并与其平行而排列的MOS晶体管之上运作,其中该金属位线系设于该字符线(10)之上并且与联合MOS晶体管之上部源极/漏极区域(4)电连结。
3.如权利要求2所述的DRAM胞元排列,其中一排列于该电容器(18,19,20)下方的辅助载体基板(22)乃伴随着一辅助层(21)而被提供,其中该辅助层(21)系具有晶圆接合能力而嵌于该两组件之间。
4.一种制造具有铅直MOS晶体管的DRAM胞元排列的方法,其包含以下步骤:
-a)布植掺杂离子以便在一基板(1)上生成一上部源极/漏极区域数组(2);
-b)以由微影制程所产生的光罩图案来蚀刻沟槽(5)进而产生相连结以形成肋条(7)的沟道区域(6);
-c)在沟槽(5)内产生一覆盖层(8)并在肋条(7)的表面产生一栅极介电层(9);
-d)沉淀并图案化类似条状的字符线(10),而栅电极(11,12)即被生成于每个MOS晶体管的两侧;
-e)在基板(1)的前侧面(front surface)沉淀一具有晶圆接合能力的第一辅助层(13),然后再施用一第一辅助载体基板(14)至该第一辅助层(13)并接着移除该基板(1);
-f)布植掺杂离子以便在该沟道区域(6)上生成一下部源极/漏极区域数组(15);
-g)藉由STI技术来产生浅绝缘沟槽(16);
-h)产生接触结构(17)与电容器(18,19,20),其系堆栈在该第一辅助载体基板(14)的前侧面之上并且与联合MOS晶体管的下部源极/漏极区域(15)相连结,
-i)在该第一辅助载体基板(14)的前侧面沉淀一具有晶圆接合能力的第二辅助层(21),然后再施用一第二辅助载体基板(22)至该第二辅助层(21),并接着移除该第一辅助载体基板(14)与该第一辅助层(13);以及
-j)在该第二辅助载体基板(22)的前侧面上形成一结构金属位线(23)以便与该上部源极/漏极区域(4)产生直接的电接触。5.如权利要求4所述之方法,其中
-在处理步骤a)中,系有一SOI基板(1,2,3)被使用,
而在处理步骤e)的结尾,则是硅基板(1)先被回蚀或是移除,接着便是该SOI基板(1,2,3)的埋藏式氧化物层(2)被移除。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10125967.0 | 2001-05-29 | ||
DE10125967A DE10125967C1 (de) | 2001-05-29 | 2001-05-29 | DRAM-Zellanordnung mit vertikalen MOS-Transistoren und Verfahren zu deren Herstellung |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1513208A CN1513208A (zh) | 2004-07-14 |
CN1290198C true CN1290198C (zh) | 2006-12-13 |
Family
ID=7686407
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB028109082A Expired - Fee Related CN1290198C (zh) | 2001-05-29 | 2002-05-23 | 具铅直mos晶体管之dram胞元排列及其制造方法 |
Country Status (8)
Country | Link |
---|---|
US (2) | US6939763B2 (zh) |
EP (1) | EP1396026A2 (zh) |
JP (1) | JP2004527920A (zh) |
KR (1) | KR100567495B1 (zh) |
CN (1) | CN1290198C (zh) |
DE (1) | DE10125967C1 (zh) |
TW (1) | TW569397B (zh) |
WO (1) | WO2002097891A2 (zh) |
Families Citing this family (243)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8018058B2 (en) * | 2004-06-21 | 2011-09-13 | Besang Inc. | Semiconductor memory device |
US8058142B2 (en) * | 1996-11-04 | 2011-11-15 | Besang Inc. | Bonded semiconductor structure and method of making the same |
US7633162B2 (en) * | 2004-06-21 | 2009-12-15 | Sang-Yun Lee | Electronic circuit with embedded memory |
DE10125967C1 (de) * | 2001-05-29 | 2002-07-11 | Infineon Technologies Ag | DRAM-Zellanordnung mit vertikalen MOS-Transistoren und Verfahren zu deren Herstellung |
US7045844B2 (en) * | 2002-06-21 | 2006-05-16 | Micron Technology, Inc. | Memory cell and method for forming the same |
DE10232001A1 (de) * | 2002-07-15 | 2004-02-05 | Infineon Technologies Ag | Verfahren zur Herstellung eines integrierten Halbleiterspeichers |
DE10232002B4 (de) | 2002-07-15 | 2008-12-11 | Qimonda Ag | Verfahren zur selbstjustierten selektiven Kontaktierung von Gate-Elektroden vertikaler Transistoren eines integrierten Halbleiterspeichers und integrierter Halbleiterspeicher |
DE10254160B4 (de) | 2002-11-20 | 2006-07-20 | Infineon Technologies Ag | Transistorarray und damit hergestellte Halbleiterspeicheranordnung |
US20100133695A1 (en) * | 2003-01-12 | 2010-06-03 | Sang-Yun Lee | Electronic circuit with embedded memory |
DE10306281B4 (de) * | 2003-02-14 | 2007-02-15 | Infineon Technologies Ag | Anordnung und Verfahren zur Herstellung von vertikalen Transistorzellen und transistorgesteuerten Speicherzellen |
US6903967B2 (en) | 2003-05-22 | 2005-06-07 | Freescale Semiconductor, Inc. | Memory with charge storage locations and adjacent gate structures |
US7192876B2 (en) | 2003-05-22 | 2007-03-20 | Freescale Semiconductor, Inc. | Transistor with independent gate structures |
US8071438B2 (en) * | 2003-06-24 | 2011-12-06 | Besang Inc. | Semiconductor circuit |
US7098502B2 (en) | 2003-11-10 | 2006-08-29 | Freescale Semiconductor, Inc. | Transistor having three electrically isolated electrodes and method of formation |
US6831310B1 (en) | 2003-11-10 | 2004-12-14 | Freescale Semiconductor, Inc. | Integrated circuit having multiple memory types and method of formation |
DE102004021051B3 (de) * | 2004-04-29 | 2005-11-10 | Infineon Technologies Ag | DRAM-Speicherzellenanordnung nebst Betriebsverfahren |
US7018876B2 (en) | 2004-06-18 | 2006-03-28 | Freescale Semiconductor, Inc. | Transistor with vertical dielectric structure |
KR100709823B1 (ko) * | 2004-08-26 | 2007-04-23 | 주식회사 케이이씨 | 트렌치형 전계효과트랜지스터 및 그 제조 방법 |
US7547945B2 (en) * | 2004-09-01 | 2009-06-16 | Micron Technology, Inc. | Transistor devices, transistor structures and semiconductor constructions |
US7384849B2 (en) | 2005-03-25 | 2008-06-10 | Micron Technology, Inc. | Methods of forming recessed access devices associated with semiconductor constructions |
US8367524B2 (en) * | 2005-03-29 | 2013-02-05 | Sang-Yun Lee | Three-dimensional integrated circuit structure |
US20110143506A1 (en) * | 2009-12-10 | 2011-06-16 | Sang-Yun Lee | Method for fabricating a semiconductor memory device |
US7282401B2 (en) | 2005-07-08 | 2007-10-16 | Micron Technology, Inc. | Method and apparatus for a self-aligned recessed access device (RAD) transistor gate |
US7776715B2 (en) * | 2005-07-26 | 2010-08-17 | Micron Technology, Inc. | Reverse construction memory cell |
US7867851B2 (en) | 2005-08-30 | 2011-01-11 | Micron Technology, Inc. | Methods of forming field effect transistors on substrates |
DE102005051417A1 (de) * | 2005-10-27 | 2007-05-03 | X-Fab Semiconductor Foundries Ag | Simulations- bzw. Layoutverfahren für vertikale Leistungstransistoren mit variierbarer Kanalweite und variierbarer Gate-Drain-Kapazität |
US7432122B2 (en) | 2006-01-06 | 2008-10-07 | Freescale Semiconductor, Inc. | Electronic device and a process for forming the electronic device |
US7700441B2 (en) | 2006-02-02 | 2010-04-20 | Micron Technology, Inc. | Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates |
WO2007139923A1 (en) * | 2006-05-26 | 2007-12-06 | Auspex Pharmaceuticals, Inc. | Deuterated aminoglycidyl compounds |
US7817881B2 (en) * | 2006-06-01 | 2010-10-19 | Bing Li | Circuit architecture for electro-optic modulation based on free carrier dispersion effect and the waveguide capacitor structures for such modulator circuitry using CMOS or Bi-CMOS process |
US7602001B2 (en) | 2006-07-17 | 2009-10-13 | Micron Technology, Inc. | Capacitorless one transistor DRAM cell, integrated circuitry comprising an array of capacitorless one transistor DRAM cells, and method of forming lines of capacitorless one transistor DRAM cells |
US7772632B2 (en) | 2006-08-21 | 2010-08-10 | Micron Technology, Inc. | Memory arrays and methods of fabricating memory arrays |
US7589995B2 (en) | 2006-09-07 | 2009-09-15 | Micron Technology, Inc. | One-transistor memory cell with bias gate |
KR100784930B1 (ko) * | 2006-09-25 | 2007-12-11 | 재단법인서울대학교산학협력재단 | 수직채널 이중 게이트 구조를 갖는 메모리 셀 |
US7923373B2 (en) | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
US8072345B2 (en) * | 2008-02-14 | 2011-12-06 | Darren Gallo | Electronic flare system and apparatus |
US8674434B2 (en) * | 2008-03-24 | 2014-03-18 | Micron Technology, Inc. | Impact ionization devices |
US7858468B2 (en) * | 2008-10-30 | 2010-12-28 | Micron Technology, Inc. | Memory devices and formation methods |
KR101049600B1 (ko) * | 2008-12-23 | 2011-07-14 | 주식회사 하이닉스반도체 | 비활성 트랜지스터를 이용한 셀 격리 구조를 포함하는 반도체 메모리 소자 |
JP2010245196A (ja) * | 2009-04-02 | 2010-10-28 | Elpida Memory Inc | 半導体装置およびその製造方法 |
US9577642B2 (en) | 2009-04-14 | 2017-02-21 | Monolithic 3D Inc. | Method to form a 3D semiconductor device |
US8754533B2 (en) | 2009-04-14 | 2014-06-17 | Monolithic 3D Inc. | Monolithic three-dimensional semiconductor device and structure |
US8427200B2 (en) | 2009-04-14 | 2013-04-23 | Monolithic 3D Inc. | 3D semiconductor device |
US8405420B2 (en) | 2009-04-14 | 2013-03-26 | Monolithic 3D Inc. | System comprising a semiconductor device and structure |
US7986042B2 (en) | 2009-04-14 | 2011-07-26 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8384426B2 (en) | 2009-04-14 | 2013-02-26 | Monolithic 3D Inc. | Semiconductor device and structure |
US8378715B2 (en) | 2009-04-14 | 2013-02-19 | Monolithic 3D Inc. | Method to construct systems |
US8362800B2 (en) | 2010-10-13 | 2013-01-29 | Monolithic 3D Inc. | 3D semiconductor device including field repairable logics |
US9509313B2 (en) | 2009-04-14 | 2016-11-29 | Monolithic 3D Inc. | 3D semiconductor device |
US9711407B2 (en) | 2009-04-14 | 2017-07-18 | Monolithic 3D Inc. | Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer |
US8362482B2 (en) | 2009-04-14 | 2013-01-29 | Monolithic 3D Inc. | Semiconductor device and structure |
US8395191B2 (en) | 2009-10-12 | 2013-03-12 | Monolithic 3D Inc. | Semiconductor device and structure |
US8058137B1 (en) | 2009-04-14 | 2011-11-15 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8669778B1 (en) | 2009-04-14 | 2014-03-11 | Monolithic 3D Inc. | Method for design and manufacturing of a 3D semiconductor device |
US8373439B2 (en) | 2009-04-14 | 2013-02-12 | Monolithic 3D Inc. | 3D semiconductor device |
US9099424B1 (en) | 2012-08-10 | 2015-08-04 | Monolithic 3D Inc. | Semiconductor system, device and structure with heat removal |
US8581349B1 (en) | 2011-05-02 | 2013-11-12 | Monolithic 3D Inc. | 3D memory semiconductor device and structure |
US8450804B2 (en) | 2011-03-06 | 2013-05-28 | Monolithic 3D Inc. | Semiconductor device and structure for heat removal |
US8742476B1 (en) | 2012-11-27 | 2014-06-03 | Monolithic 3D Inc. | Semiconductor device and structure |
US10354995B2 (en) | 2009-10-12 | 2019-07-16 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US10388863B2 (en) | 2009-10-12 | 2019-08-20 | Monolithic 3D Inc. | 3D memory device and structure |
US11984445B2 (en) | 2009-10-12 | 2024-05-14 | Monolithic 3D Inc. | 3D semiconductor devices and structures with metal layers |
US8294159B2 (en) | 2009-10-12 | 2012-10-23 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US10366970B2 (en) | 2009-10-12 | 2019-07-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10910364B2 (en) | 2009-10-12 | 2021-02-02 | Monolitaic 3D Inc. | 3D semiconductor device |
US10043781B2 (en) | 2009-10-12 | 2018-08-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US8536023B2 (en) | 2010-11-22 | 2013-09-17 | Monolithic 3D Inc. | Method of manufacturing a semiconductor device and structure |
US10157909B2 (en) | 2009-10-12 | 2018-12-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US8476145B2 (en) | 2010-10-13 | 2013-07-02 | Monolithic 3D Inc. | Method of fabricating a semiconductor device and structure |
US11374118B2 (en) | 2009-10-12 | 2022-06-28 | Monolithic 3D Inc. | Method to form a 3D integrated circuit |
US11018133B2 (en) | 2009-10-12 | 2021-05-25 | Monolithic 3D Inc. | 3D integrated circuit |
US8461035B1 (en) | 2010-09-30 | 2013-06-11 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8373230B1 (en) | 2010-10-13 | 2013-02-12 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8492886B2 (en) | 2010-02-16 | 2013-07-23 | Monolithic 3D Inc | 3D integrated circuit with logic |
US8541819B1 (en) | 2010-12-09 | 2013-09-24 | Monolithic 3D Inc. | Semiconductor device and structure |
US9099526B2 (en) | 2010-02-16 | 2015-08-04 | Monolithic 3D Inc. | Integrated circuit device and structure |
US8026521B1 (en) | 2010-10-11 | 2011-09-27 | Monolithic 3D Inc. | Semiconductor device and structure |
KR101134819B1 (ko) | 2010-07-02 | 2012-04-13 | 이상윤 | 반도체 메모리 장치의 제조 방법 |
US10217667B2 (en) | 2011-06-28 | 2019-02-26 | Monolithic 3D Inc. | 3D semiconductor device, fabrication method and system |
US8901613B2 (en) | 2011-03-06 | 2014-12-02 | Monolithic 3D Inc. | Semiconductor device and structure for heat removal |
US9953925B2 (en) | 2011-06-28 | 2018-04-24 | Monolithic 3D Inc. | Semiconductor system and device |
US9219005B2 (en) | 2011-06-28 | 2015-12-22 | Monolithic 3D Inc. | Semiconductor system and device |
US8642416B2 (en) | 2010-07-30 | 2014-02-04 | Monolithic 3D Inc. | Method of forming three dimensional integrated circuit devices using layer transfer technique |
US8273610B2 (en) | 2010-11-18 | 2012-09-25 | Monolithic 3D Inc. | Method of constructing a semiconductor device and structure |
US11482440B2 (en) | 2010-12-16 | 2022-10-25 | Monolithic 3D Inc. | 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits |
US10497713B2 (en) | 2010-11-18 | 2019-12-03 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US8163581B1 (en) | 2010-10-13 | 2012-04-24 | Monolith IC 3D | Semiconductor and optoelectronic devices |
US11018191B1 (en) | 2010-10-11 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11469271B2 (en) | 2010-10-11 | 2022-10-11 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US10896931B1 (en) | 2010-10-11 | 2021-01-19 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11600667B1 (en) | 2010-10-11 | 2023-03-07 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US10290682B2 (en) | 2010-10-11 | 2019-05-14 | Monolithic 3D Inc. | 3D IC semiconductor device and structure with stacked memory |
US11227897B2 (en) | 2010-10-11 | 2022-01-18 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11024673B1 (en) | 2010-10-11 | 2021-06-01 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11315980B1 (en) | 2010-10-11 | 2022-04-26 | Monolithic 3D Inc. | 3D semiconductor device and structure with transistors |
US11158674B2 (en) | 2010-10-11 | 2021-10-26 | Monolithic 3D Inc. | Method to produce a 3D semiconductor device and structure |
US8114757B1 (en) | 2010-10-11 | 2012-02-14 | Monolithic 3D Inc. | Semiconductor device and structure |
US11257867B1 (en) | 2010-10-11 | 2022-02-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with oxide bonds |
US11855100B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US10833108B2 (en) | 2010-10-13 | 2020-11-10 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US11929372B2 (en) | 2010-10-13 | 2024-03-12 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US10998374B1 (en) | 2010-10-13 | 2021-05-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11063071B1 (en) | 2010-10-13 | 2021-07-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US8379458B1 (en) | 2010-10-13 | 2013-02-19 | Monolithic 3D Inc. | Semiconductor device and structure |
US10943934B2 (en) | 2010-10-13 | 2021-03-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11437368B2 (en) | 2010-10-13 | 2022-09-06 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11605663B2 (en) | 2010-10-13 | 2023-03-14 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11164898B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US9197804B1 (en) | 2011-10-14 | 2015-11-24 | Monolithic 3D Inc. | Semiconductor and optoelectronic devices |
US10978501B1 (en) | 2010-10-13 | 2021-04-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11327227B2 (en) | 2010-10-13 | 2022-05-10 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US10679977B2 (en) | 2010-10-13 | 2020-06-09 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US11869915B2 (en) | 2010-10-13 | 2024-01-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11694922B2 (en) | 2010-10-13 | 2023-07-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11163112B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US11855114B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11984438B2 (en) | 2010-10-13 | 2024-05-14 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11404466B2 (en) | 2010-10-13 | 2022-08-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11133344B2 (en) | 2010-10-13 | 2021-09-28 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11043523B1 (en) | 2010-10-13 | 2021-06-22 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11121021B2 (en) | 2010-11-18 | 2021-09-14 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11615977B2 (en) | 2010-11-18 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11482438B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11004719B1 (en) | 2010-11-18 | 2021-05-11 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11495484B2 (en) | 2010-11-18 | 2022-11-08 | Monolithic 3D Inc. | 3D semiconductor devices and structures with at least two single-crystal layers |
US11094576B1 (en) | 2010-11-18 | 2021-08-17 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11569117B2 (en) | 2010-11-18 | 2023-01-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11784082B2 (en) | 2010-11-18 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11901210B2 (en) | 2010-11-18 | 2024-02-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11443971B2 (en) | 2010-11-18 | 2022-09-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11211279B2 (en) | 2010-11-18 | 2021-12-28 | Monolithic 3D Inc. | Method for processing a 3D integrated circuit and structure |
US11735462B2 (en) | 2010-11-18 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11862503B2 (en) | 2010-11-18 | 2024-01-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11521888B2 (en) | 2010-11-18 | 2022-12-06 | Monolithic 3D Inc. | 3D semiconductor device and structure with high-k metal gate transistors |
US11031275B2 (en) | 2010-11-18 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11355380B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | Methods for producing 3D semiconductor memory device and structure utilizing alignment marks |
US11923230B1 (en) | 2010-11-18 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11482439B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors |
US11107721B2 (en) | 2010-11-18 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with NAND logic |
US11610802B2 (en) | 2010-11-18 | 2023-03-21 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes |
US11854857B1 (en) | 2010-11-18 | 2023-12-26 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11018042B1 (en) | 2010-11-18 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11804396B2 (en) | 2010-11-18 | 2023-10-31 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11355381B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11164770B1 (en) | 2010-11-18 | 2021-11-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11508605B2 (en) | 2010-11-18 | 2022-11-22 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
TWI415247B (zh) * | 2010-12-15 | 2013-11-11 | Powerchip Technology Corp | 具有垂直通道電晶體的動態隨機存取記憶胞及陣列 |
US8975670B2 (en) | 2011-03-06 | 2015-03-10 | Monolithic 3D Inc. | Semiconductor device and structure for heat removal |
US10388568B2 (en) | 2011-06-28 | 2019-08-20 | Monolithic 3D Inc. | 3D semiconductor device and system |
US8687399B2 (en) | 2011-10-02 | 2014-04-01 | Monolithic 3D Inc. | Semiconductor device and structure |
US9029173B2 (en) | 2011-10-18 | 2015-05-12 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8437184B1 (en) * | 2011-12-06 | 2013-05-07 | Rexchip Electronics Corporation | Method of controlling a vertical dual-gate dynamic random access memory |
US9000557B2 (en) | 2012-03-17 | 2015-04-07 | Zvi Or-Bach | Semiconductor device and structure |
KR101853316B1 (ko) * | 2012-03-29 | 2018-04-30 | 삼성전자주식회사 | 반도체 소자 |
US11164811B2 (en) | 2012-04-09 | 2021-11-02 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers and oxide-to-oxide bonding |
US10600888B2 (en) | 2012-04-09 | 2020-03-24 | Monolithic 3D Inc. | 3D semiconductor device |
US8557632B1 (en) | 2012-04-09 | 2013-10-15 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US11616004B1 (en) | 2012-04-09 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11694944B1 (en) | 2012-04-09 | 2023-07-04 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11881443B2 (en) | 2012-04-09 | 2024-01-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11088050B2 (en) | 2012-04-09 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers |
US11594473B2 (en) | 2012-04-09 | 2023-02-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11735501B1 (en) | 2012-04-09 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11476181B1 (en) | 2012-04-09 | 2022-10-18 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11410912B2 (en) | 2012-04-09 | 2022-08-09 | Monolithic 3D Inc. | 3D semiconductor device with vias and isolation layers |
US8686428B1 (en) | 2012-11-16 | 2014-04-01 | Monolithic 3D Inc. | Semiconductor device and structure |
US8574929B1 (en) | 2012-11-16 | 2013-11-05 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11961827B1 (en) | 2012-12-22 | 2024-04-16 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US8674470B1 (en) | 2012-12-22 | 2014-03-18 | Monolithic 3D Inc. | Semiconductor device and structure |
US11018116B2 (en) | 2012-12-22 | 2021-05-25 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11784169B2 (en) | 2012-12-22 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11967583B2 (en) | 2012-12-22 | 2024-04-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11217565B2 (en) | 2012-12-22 | 2022-01-04 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11916045B2 (en) | 2012-12-22 | 2024-02-27 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11309292B2 (en) | 2012-12-22 | 2022-04-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11063024B1 (en) | 2012-12-22 | 2021-07-13 | Monlithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US10600657B2 (en) | 2012-12-29 | 2020-03-24 | Monolithic 3D Inc | 3D semiconductor device and structure |
US10115663B2 (en) | 2012-12-29 | 2018-10-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11087995B1 (en) | 2012-12-29 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11430667B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11177140B2 (en) | 2012-12-29 | 2021-11-16 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10903089B1 (en) | 2012-12-29 | 2021-01-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11004694B1 (en) | 2012-12-29 | 2021-05-11 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10651054B2 (en) | 2012-12-29 | 2020-05-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10892169B2 (en) | 2012-12-29 | 2021-01-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US9385058B1 (en) | 2012-12-29 | 2016-07-05 | Monolithic 3D Inc. | Semiconductor device and structure |
US11430668B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US9871034B1 (en) | 2012-12-29 | 2018-01-16 | Monolithic 3D Inc. | Semiconductor device and structure |
US10325651B2 (en) | 2013-03-11 | 2019-06-18 | Monolithic 3D Inc. | 3D semiconductor device with stacked memory |
US11935949B1 (en) | 2013-03-11 | 2024-03-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US11869965B2 (en) | 2013-03-11 | 2024-01-09 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US8902663B1 (en) | 2013-03-11 | 2014-12-02 | Monolithic 3D Inc. | Method of maintaining a memory state |
US8994404B1 (en) | 2013-03-12 | 2015-03-31 | Monolithic 3D Inc. | Semiconductor device and structure |
US10840239B2 (en) | 2014-08-26 | 2020-11-17 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11398569B2 (en) | 2013-03-12 | 2022-07-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11923374B2 (en) | 2013-03-12 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11088130B2 (en) | 2014-01-28 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US9117749B1 (en) | 2013-03-15 | 2015-08-25 | Monolithic 3D Inc. | Semiconductor device and structure |
US10224279B2 (en) | 2013-03-15 | 2019-03-05 | Monolithic 3D Inc. | Semiconductor device and structure |
US11341309B1 (en) | 2013-04-15 | 2022-05-24 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11270055B1 (en) | 2013-04-15 | 2022-03-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11574109B1 (en) | 2013-04-15 | 2023-02-07 | Monolithic 3D Inc | Automation methods for 3D integrated circuits and devices |
US9021414B1 (en) | 2013-04-15 | 2015-04-28 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11030371B2 (en) | 2013-04-15 | 2021-06-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11720736B2 (en) | 2013-04-15 | 2023-08-08 | Monolithic 3D Inc. | Automation methods for 3D integrated circuits and devices |
US11487928B2 (en) | 2013-04-15 | 2022-11-01 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11107808B1 (en) | 2014-01-28 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10297586B2 (en) | 2015-03-09 | 2019-05-21 | Monolithic 3D Inc. | Methods for processing a 3D semiconductor device |
US11031394B1 (en) | 2014-01-28 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US9502505B2 (en) * | 2014-12-31 | 2016-11-22 | Stmicroelectronics, Inc. | Method and structure of making enhanced UTBB FDSOI devices |
US11011507B1 (en) | 2015-04-19 | 2021-05-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10825779B2 (en) | 2015-04-19 | 2020-11-03 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11056468B1 (en) | 2015-04-19 | 2021-07-06 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10381328B2 (en) | 2015-04-19 | 2019-08-13 | Monolithic 3D Inc. | Semiconductor device and structure |
US11956952B2 (en) | 2015-08-23 | 2024-04-09 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US11937422B2 (en) | 2015-11-07 | 2024-03-19 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US11114427B2 (en) | 2015-11-07 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor processor and memory device and structure |
CN108401468A (zh) | 2015-09-21 | 2018-08-14 | 莫诺利特斯3D有限公司 | 3d半导体器件和结构 |
US11978731B2 (en) | 2015-09-21 | 2024-05-07 | Monolithic 3D Inc. | Method to produce a multi-level semiconductor memory device and structure |
US10522225B1 (en) | 2015-10-02 | 2019-12-31 | Monolithic 3D Inc. | Semiconductor device with non-volatile memory |
US11114464B2 (en) | 2015-10-24 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11296115B1 (en) | 2015-10-24 | 2022-04-05 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10847540B2 (en) | 2015-10-24 | 2020-11-24 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11991884B1 (en) | 2015-10-24 | 2024-05-21 | Monolithic 3D Inc. | 3D semiconductor device and structure with logic and memory |
US10418369B2 (en) | 2015-10-24 | 2019-09-17 | Monolithic 3D Inc. | Multi-level semiconductor memory device and structure |
US12016181B2 (en) | 2015-10-24 | 2024-06-18 | Monolithic 3D Inc. | 3D semiconductor device and structure with logic and memory |
US11869591B2 (en) | 2016-10-10 | 2024-01-09 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11812620B2 (en) | 2016-10-10 | 2023-11-07 | Monolithic 3D Inc. | 3D DRAM memory devices and structures with control circuits |
US11251149B2 (en) | 2016-10-10 | 2022-02-15 | Monolithic 3D Inc. | 3D memory device and structure |
US11329059B1 (en) | 2016-10-10 | 2022-05-10 | Monolithic 3D Inc. | 3D memory devices and structures with thinned single crystal substrates |
US11711928B2 (en) | 2016-10-10 | 2023-07-25 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11930648B1 (en) | 2016-10-10 | 2024-03-12 | Monolithic 3D Inc. | 3D memory devices and structures with metal layers |
KR101947594B1 (ko) | 2017-04-13 | 2019-02-14 | 주식회사 쎄코 | 자가치유 기능 폴리비닐계 화합물 및 이의 제조방법 |
KR102552464B1 (ko) | 2018-11-19 | 2023-07-06 | 삼성전자 주식회사 | 반도체 소자 |
KR102634622B1 (ko) * | 2019-02-28 | 2024-02-08 | 에스케이하이닉스 주식회사 | 수직형 메모리 장치 |
US11296106B2 (en) | 2019-04-08 | 2022-04-05 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11763864B2 (en) | 2019-04-08 | 2023-09-19 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures with bit-line pillars |
US11158652B1 (en) | 2019-04-08 | 2021-10-26 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US10892016B1 (en) | 2019-04-08 | 2021-01-12 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11018156B2 (en) | 2019-04-08 | 2021-05-25 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US10833081B2 (en) | 2019-04-09 | 2020-11-10 | International Business Machines Corporation | Forming isolated contacts in a stacked vertical transport field effect transistor (VTFET) |
US11557591B2 (en) * | 2020-04-22 | 2023-01-17 | Micron Technology, Inc. | Transistors, memory arrays, and methods used in forming an array of memory cells individually comprising a transistor |
CN115101523A (zh) * | 2022-07-12 | 2022-09-23 | 长鑫存储技术有限公司 | 半导体结构及半导体结构的制备方法 |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4920065A (en) * | 1988-10-31 | 1990-04-24 | International Business Machines Corporation | Method of making ultra dense dram cells |
US5252845A (en) * | 1990-04-02 | 1993-10-12 | Electronics And Telecommunications Research Institute | Trench DRAM cell with vertical transistor |
JPH0529573A (ja) * | 1991-07-24 | 1993-02-05 | Mitsubishi Electric Corp | 半導体記憶装置およびその製造方法 |
JPH05110019A (ja) | 1991-10-14 | 1993-04-30 | Sony Corp | 半導体メモリ装置 |
KR0141218B1 (ko) | 1993-11-24 | 1998-07-15 | 윤종용 | 고집적 반도체장치의 제조방법 |
KR960016773B1 (en) | 1994-03-28 | 1996-12-20 | Samsung Electronics Co Ltd | Buried bit line and cylindrical gate cell and forming method thereof |
KR100209212B1 (ko) * | 1996-10-22 | 1999-07-15 | 김영환 | 반도체메모리장치및그제조방법 |
US5990509A (en) * | 1997-01-22 | 1999-11-23 | International Business Machines Corporation | 2F-square memory cell for gigabit memory applications |
DE19718721C2 (de) * | 1997-05-02 | 1999-10-07 | Siemens Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
EP0899790A3 (de) * | 1997-08-27 | 2006-02-08 | Infineon Technologies AG | DRAM-Zellanordnung und Verfahren zu deren Herstellung |
US5907170A (en) * | 1997-10-06 | 1999-05-25 | Micron Technology, Inc. | Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor |
DE59814170D1 (de) * | 1997-12-17 | 2008-04-03 | Qimonda Ag | Speicherzellenanordnung und Verfahren zu deren Herstellung |
US6304483B1 (en) * | 1998-02-24 | 2001-10-16 | Micron Technology, Inc. | Circuits and methods for a static random access memory using vertical transistors |
DE19811882A1 (de) * | 1998-03-18 | 1999-09-23 | Siemens Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
US6229161B1 (en) * | 1998-06-05 | 2001-05-08 | Stanford University | Semiconductor capacitively-coupled NDR device and its applications in high-density high-speed memories and in power switches |
US6134175A (en) * | 1998-08-04 | 2000-10-17 | Micron Technology, Inc. | Memory address decode array with vertical transistors |
US6208164B1 (en) * | 1998-08-04 | 2001-03-27 | Micron Technology, Inc. | Programmable logic array with vertical transistors |
DE19845058A1 (de) * | 1998-09-30 | 2000-04-13 | Siemens Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
US6144054A (en) * | 1998-12-04 | 2000-11-07 | International Business Machines Corporation | DRAM cell having an annular signal transfer region |
DE19911149C1 (de) * | 1999-03-12 | 2000-05-18 | Siemens Ag | Integrierte Schaltungsanordnung, die eine in einem Substrat vergrabene leitende Struktur umfaßt, die mit einem Gebiet des Substrats elektrisch verbunden ist, und Verfahren zu deren Herstellung |
DE19929211B4 (de) * | 1999-06-25 | 2005-10-06 | Infineon Technologies Ag | Verfahren zur Herstellung eines MOS-Transistors sowie einer DRAM-Zellenanordung |
US6326269B1 (en) * | 2000-12-08 | 2001-12-04 | Macronix International Co., Ltd. | Method of fabricating self-aligned multilevel mask ROM |
US6496034B2 (en) * | 2001-02-09 | 2002-12-17 | Micron Technology, Inc. | Programmable logic arrays with ultra thin body transistors |
US6566682B2 (en) * | 2001-02-09 | 2003-05-20 | Micron Technology, Inc. | Programmable memory address and decode circuits with ultra thin vertical body transistors |
JP2002245777A (ja) * | 2001-02-20 | 2002-08-30 | Hitachi Ltd | 半導体装置 |
EP1253634A3 (en) * | 2001-04-26 | 2005-08-31 | Kabushiki Kaisha Toshiba | Semiconductor device |
DE10125967C1 (de) * | 2001-05-29 | 2002-07-11 | Infineon Technologies Ag | DRAM-Zellanordnung mit vertikalen MOS-Transistoren und Verfahren zu deren Herstellung |
US6670642B2 (en) * | 2002-01-22 | 2003-12-30 | Renesas Technology Corporation. | Semiconductor memory device using vertical-channel transistors |
-
2001
- 2001-05-29 DE DE10125967A patent/DE10125967C1/de not_active Expired - Fee Related
-
2002
- 2002-05-20 TW TW091110504A patent/TW569397B/zh not_active IP Right Cessation
- 2002-05-23 EP EP02740639A patent/EP1396026A2/de not_active Withdrawn
- 2002-05-23 JP JP2003500975A patent/JP2004527920A/ja not_active Ceased
- 2002-05-23 KR KR1020037015568A patent/KR100567495B1/ko not_active IP Right Cessation
- 2002-05-23 CN CNB028109082A patent/CN1290198C/zh not_active Expired - Fee Related
- 2002-05-23 WO PCT/EP2002/005651 patent/WO2002097891A2/de active Application Filing
-
2003
- 2003-11-24 US US10/720,730 patent/US6939763B2/en not_active Expired - Fee Related
-
2005
- 2005-06-22 US US11/158,439 patent/US7329916B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN1513208A (zh) | 2004-07-14 |
US20050253180A1 (en) | 2005-11-17 |
US20040259312A1 (en) | 2004-12-23 |
KR20040005997A (ko) | 2004-01-16 |
US7329916B2 (en) | 2008-02-12 |
TW569397B (en) | 2004-01-01 |
KR100567495B1 (ko) | 2006-04-03 |
WO2002097891A3 (de) | 2003-10-09 |
US6939763B2 (en) | 2005-09-06 |
EP1396026A2 (de) | 2004-03-10 |
WO2002097891A2 (de) | 2002-12-05 |
JP2004527920A (ja) | 2004-09-09 |
DE10125967C1 (de) | 2002-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1290198C (zh) | 具铅直mos晶体管之dram胞元排列及其制造方法 | |
CN1173404C (zh) | 一种半导体装置及其形成方法 | |
CN1252729C (zh) | Dram单元装置及其制造方法 | |
KR100718255B1 (ko) | 디램 장치 및 그 제조 방법 | |
CN1628386A (zh) | 无电容单一晶体管动态随机存取存储器单元及制造方法 | |
CN1302087A (zh) | 非易失性半导体存储器件及其制造方法 | |
CN1797762A (zh) | 半导体晶片的半导体结构及其形成方法 | |
TW202236611A (zh) | 半導體裝置 | |
CN1507034A (zh) | 用于制造具有在位线方向延伸的接触体的半导体器件的方法 | |
CN114121961B (zh) | 动态随机存取存储器及其形成方法 | |
JP2005174977A (ja) | 強誘電体記憶装置及びその製造方法 | |
CN1828900B (zh) | 含具有垂直栅电极的晶体管的半导体器件及其制造方法 | |
KR20080048313A (ko) | 비휘발성 메모리 소자 및 그 제조 방법 | |
CN115552607A (zh) | 包括存储器单元串的存储器阵列和用于形成包括存储器单元串的存储器阵列的方法 | |
CN1239325A (zh) | 半导体器件的制造方法 | |
JP2003152116A5 (zh) | ||
CN1788343A (zh) | 位线结构及其制造方法 | |
CN113517353B (zh) | 半浮栅器件的制造方法 | |
US6593614B1 (en) | Integrated circuit configuration having at least one transistor and one capacitor, and method for fabricating it | |
CN218920890U (zh) | 半导体器件 | |
US20240147707A1 (en) | Semiconductor memory device | |
CN1767199A (zh) | 动态随机存取存储单元和其阵列、及该阵列的制造方法 | |
US20240114689A1 (en) | Fabrication method for a three-dimensional memory array of thin-film ferroelectric transistors formed with an oxide semiconductor channel | |
US20240147706A1 (en) | Semiconductor memory device | |
KR20230158993A (ko) | 반도체 메모리 장치 및 그 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20061213 |