CN114400286B - High-reliability through hole capacitor and manufacturing method - Google Patents
High-reliability through hole capacitor and manufacturing method Download PDFInfo
- Publication number
- CN114400286B CN114400286B CN202210042821.6A CN202210042821A CN114400286B CN 114400286 B CN114400286 B CN 114400286B CN 202210042821 A CN202210042821 A CN 202210042821A CN 114400286 B CN114400286 B CN 114400286B
- Authority
- CN
- China
- Prior art keywords
- capacitor
- hole
- metal
- plate
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
The invention discloses a high-reliability through-hole capacitor and a manufacturing method thereof, wherein the through-hole capacitor comprises: a substrate; a capacitor structure over the substrate; and the back through hole is formed in the back of the substrate, and the upward projection of the back through hole is positioned in the non-capacitance structure area. The invention adjusts the back through hole originally opened under the capacitor structure to be opened beside the capacitor structure (non-capacitor structure area), the structure greatly improves the reliability of the capacitor: (1) The capacitor can not be failed due to a through hole etching process, a polymer cleaning process and the like; (2) The capacitor can not be failed due to the diffusion of the solder during the chip mounting; (3) The area occupied by the back through hole is effectively utilized, the area of the capacitor is greatly increased, and the cost is saved. The formed through-hole capacitor has the characteristics of high capacitance density, good heat dissipation, high reliability, small parasitic inductance and the like.
Description
Technical Field
The invention relates to the field of semiconductor production, in particular to a high-reliability through hole capacitor and a manufacturing method thereof.
Background
The capacitor is a short term for a capacitive element (capacitor), and is characterized by storing charges, so that the capacitor has a function of storing electric field energy. Common capacitor types are electrolytic capacitors, ceramic capacitors, tantalum capacitors, and the like. The capacitor is mainly used in an alternating current circuit and a pulse circuit, and generally plays a role in cutting off direct current in a direct current circuit, so that alternating current can pass through the capacitor. The application range of the method mainly comprises the following categories: first, in a circuit used as a filter circuit: decoupling, filtering, bypass; as coupling elements between the front and rear stages; secondly, an LC resonance circuit is formed by the inductor, and an RC phase-shifting circuit and a time delay circuit are formed by the LC resonance circuit and the resistor; third, it is used in a single-phase ac motor to shift the phase to produce a rotating magnetic field.
In the conventional capacitor structure 2 with backside via, the backside via 3 is opened below the capacitor region, as shown in fig. 1 (cross-sectional view of capacitor) and fig. 2 (top view of capacitor). However, this structure has the following problems: (1) The capacitor with the structure type is easy to lose efficacy, and particularly when ICP is over-etched seriously, certain solution is easy to permeate into a front capacitor area during polymer cleaning, so that the capacitor loses efficacy; (2) When the chip is pasted, the solder is easy to diffuse to the front capacitor area, so that the capacitor fails; (3) In addition, the area of the capacitor and the area of the back through hole are large, and the back through hole of the capacitor structure occupies a part of the area of the capacitor, so that the utilization of the area of the capacitor is not maximized.
Disclosure of Invention
The invention aims to overcome the defects of the prior art and provide a high-reliability through hole capacitor and a manufacturing method thereof.
The purpose of the invention is realized by the following technical scheme:
in a first aspect of the present invention, a high reliability via capacitor is provided, including:
a substrate;
a capacitor structure over the substrate;
and the back through hole is formed in the back of the substrate, and the upward projection of the back through hole is positioned in the non-capacitance structure area.
Further, the capacitance structure includes:
the lower polar plate is positioned on the substrate;
the upper plate is partially arranged above the lower plate;
the dielectric layer is positioned between the lower polar plate and the upper polar plate;
the upward projection of the back through hole has a lower polar plate and the upper-level plate is not present.
Further, the capacitor structure further includes:
and the back metal is positioned on the back of the substrate and the back through hole and is used for communicating the back through hole with the upper-level plate or communicating the back through hole with the lower polar plate.
Further, the upper plate comprises a layer of upper plate, and the capacitor structure is an MIM capacitor.
Further, the upper level board comprises a plurality of layers of upper level boards, and the capacitor structure is a stack capacitor.
Further, the via capacitor further includes:
the upper-level plate forms an air bridge structure and is connected with the first bonding pad;
a second pad to which the lower plate extends.
Further, the lower polar plate is respectively Ti/X/Au/Ti from bottom to top, wherein X comprises Ni, pt, mo, ti or does not comprise Ni, pt, mo and Ti.
Further, the upper-level plate is respectively Ti/Au from bottom to top.
Further, the dielectric layer is SiN x 。
In a second aspect of the present invention, there is provided a method for manufacturing a high-reliability through-hole capacitor, including a front surface processing step and a back surface processing step, where the front surface processing step includes the following sub-steps:
s11: forming a first layer of metal photoetching pattern on a substrate through light resistance, exposure and development;
s12: forming a metal layer by using a vacuum evaporation method;
s13: carrying out metal stripping by using a metal stripping process to obtain a lower polar plate;
s14: depositing a dielectric layer film by using a plasma chemical vapor deposition method;
s15: forming a middle dielectric layer photoetching pattern through light resistance, exposure and development;
s16: removing the pattern area without the light resistance coverage by using dry etching;
s17: removing the photoresist;
s18: forming a second layer of metal photoetching pattern through light resistance, exposure and development;
s19: depositing a second metal layer by using a vacuum evaporation method;
s20: carrying out metal stripping by using a metal stripping process to obtain a top plate;
the back processing step comprises the following substeps:
s21: forming a back through hole photoetching pattern through light resistance, exposure and development;
s22: removing the pattern area without the light resistance coverage by using dry etching;
s23: removing the photoresist;
s24: sputtering a back seed layer;
s25: manufacturing metal on the back of the through hole by using an electroplating process;
s26: forming a back gold layer photoetching pattern through light resistance, exposure and development;
s27: removing the metal area without the photoresist coverage by using wet etching, wherein the remained area is a back gold pattern;
s28: and removing the photoresist.
The invention has the beneficial effects that:
(1) In an exemplary embodiment of the present invention, the back via originally opened under the capacitor structure is adjusted to be opened beside the capacitor structure (non-capacitor structure region), and this structure greatly improves the capacitor reliability: (1) The capacitor can not be failed due to a through hole etching process, a polymer cleaning process and the like; (2) The capacitor can not be failed due to the diffusion of the solder during the chip mounting; (3) The area occupied by the back through hole is effectively utilized, so that the area of the capacitor is greatly increased, and the cost is saved. The formed through-hole capacitor has the characteristics of high capacitance density, good heat dissipation, high reliability, small parasitic inductance and the like.
(2) In yet another exemplary embodiment of the present invention, a specific implementation of a capacitor structure is disclosed that employs a structure having a dielectric layer between electrode plates; meanwhile, the position of the back through hole is located in a non-capacitance structure area, specifically, the position of the back through hole is projected upwards to form a lower polar plate and not to form the upper-level plate.
(3) In still another exemplary embodiment of the present invention, a back metal is used to communicate the back via with the upper stage plate or to communicate the back via with the lower stage plate.
(4) In still another exemplary embodiment of the present invention, the capacitor includes a MIM capacitor having only upper and lower metal plates, and also includes a stack capacitor having three or more metal plates. I.e. applicable to capacitors of various structures.
(5) In yet another exemplary embodiment of the present invention, a method of fabricating a high reliability via capacitor is disclosed.
Drawings
FIG. 1 is a cross-sectional view of a prior art capacitor structure;
FIG. 2 is a top view of a prior art capacitor structure;
FIG. 3 is a cross-sectional structural view of a capacitor structure provided in an exemplary embodiment of the invention;
FIG. 4 is a top view of a capacitor structure provided in an exemplary embodiment of the invention;
FIG. 5 is a flow chart of a method of fabrication provided in an exemplary embodiment of the invention
In the figure, 1-substrate, 2-capacitor structure, 201-bottom plate, 202-top plate, 203-dielectric layer, 201-air bridge structure, 2' -non-capacitor structure, 3-back via, 4-back metal, 5-first pad, 6-second pad.
Detailed Description
The technical solutions of the present invention will be described below clearly and completely with reference to the accompanying drawings, and it is apparent that the described embodiments are some, but not all embodiments of the present invention. All other embodiments, which can be obtained by a person skilled in the art without making any creative effort based on the embodiments in the present invention, belong to the protection scope of the present invention.
In the description of the present invention, it should be noted that directions or positional relationships indicated by "center", "upper", "lower", "left", "right", "vertical", "horizontal", "inner", "outer", and the like are directions or positional relationships described based on the drawings, and are only for convenience of description and simplification of description, and do not indicate or imply that the device or element referred to must have a specific orientation, be configured and operated in a specific orientation, and thus, should not be construed as limiting the present invention.
In the description of the present invention, it should be noted that, unless otherwise explicitly stated or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, and may be, for example, fixedly connected, detachably connected, or integrally connected; can be mechanically or electrically connected; they may be connected directly or indirectly through intervening media, or they may be interconnected between two elements. The specific meanings of the above terms in the present invention can be understood in a specific case to those of ordinary skill in the art.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the application. As used in this application and the appended claims, the singular forms "a", "an", and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It should also be understood that the term "and/or" as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items.
It is to be understood that although the terms first, second, third, etc. may be used herein to describe various information, such information should not be limited to these terms. These terms are only used to distinguish one type of information from another. For example, first information may also be referred to as second information, and similarly, second information may also be referred to as first information, without departing from the scope of the present application. The word "if," as used herein, may be interpreted as "at \8230; \8230when" or "when 8230; \823030when" or "in response to a determination," depending on the context. Furthermore, the terms "first" and "second" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance.
In addition, the technical features involved in the different embodiments of the present invention described below may be combined with each other as long as they do not conflict with each other.
Referring to fig. 3, fig. 3 illustrates providing a high reliability via capacitor in an exemplary embodiment of the invention, including:
a substrate 1;
a capacitor structure 2 located over the substrate 1;
and the back through hole 3 is formed in the back of the substrate 1, and the upward projection of the back through hole 3 is positioned in the area of the non-capacitor structure 2'.
Specifically, in the exemplary embodiment, the backside via 3 originally opened under the capacitor structure 2 as shown in fig. 1 is adjusted to be opened beside the capacitor structure (non-capacitor structure 2' region), which greatly improves the reliability of the capacitor: (1) The barrier metal layer is not seriously etched due to a heavier back through hole etching process, so that the capacitor fails due to failure of a back hole caused by overlarge washing pressure when a polymer in the back through hole is cleaned; (2) The situation that the capacitor fails due to failure of the back hole caused by solder diffusion in item-adding test or chip packaging is avoided; (3) The area occupied by back through-hole 3 originally is effectively utilized now, and the electric capacity of 200pF originally only needs less area now and just can reach, greatly practices thrift the cost. The formed through-hole capacitor has the characteristics of high capacitance density, good heat dissipation, high reliability, small parasitic inductance and the like.
More preferably, in an exemplary embodiment, as shown in fig. 3 and 4, the capacitive structure 2 includes:
a lower plate 201 on the substrate 1;
an upper plate 202, partially disposed above the lower plate 201;
a dielectric layer 203 positioned between the lower polar plate 201 and the upper polar plate 202;
the upward projection of the rear through-hole 3 has a lower plate 201 and no upper plate 202.
Specifically, in this exemplary embodiment, a specific implementation of the capacitor structure 2 is disclosed, which employs a structure having a dielectric layer 203 between electrode plates; meanwhile, as for the position of the back through hole 3, it is located in the non-capacitive structure 2', specifically, the position where the lower plate 201 exists and the upper plate 202 does not exist in upward projection.
More preferably, in an exemplary embodiment, as shown in fig. 3 and 4, the capacitor structure 2 further includes:
and the back metal 4 is positioned on the back surface of the substrate 1 and the back through hole 3 and is used for communicating the back through hole 3 with the upper-level plate 202 or communicating the back through hole 3 with the lower-level plate 201.
Specifically, in this exemplary embodiment, the back metal 4 is used to communicate the back through-hole 3 with the lower board 201 and the upper board 202.
Preferably, in an exemplary embodiment, the upper plate 202 includes a layer of upper plate 202, and the capacitor structure 2 is a MIM capacitor; more preferably, in an exemplary embodiment, the upper board 202 includes a plurality of layers of upper boards 202, and the capacitor structure 2 is a stack capacitor.
Specifically, in the exemplary embodiment, the capacitor includes a MIM capacitor having only upper and lower metal plates, and also includes a stack capacitor having three or more metal plates. I.e. applicable to capacitors of various structures.
More preferably, in an exemplary embodiment, as shown in fig. 4, the via capacitor further includes:
a first bonding pad 5, wherein the upper board 202 forms an air bridge structure 204 connected with the first bonding pad 5, wherein the air bridge is used for preventing short circuit during testing;
and a second pad 6, wherein the lower plate 201 extends and is connected with the second pad 6.
In one of the exemplary embodiments, the first PAD 5 and the second PAD 6 are both test PADs.
More preferably, in an exemplary embodiment, the lower plate 201 is Ti/X/Au/Ti from bottom to top, wherein Ti is used as a metal for increasing adhesion to the substrate, wherein X comprises Ni, pt, mo, ti or none, au is used as a metal of the conductive layer, and the uppermost Ti is used as a metal for increasing adhesion to the upper dielectric layer. Preferably, in an exemplary embodiment, the upper plate 202 is Ti/Au from bottom to top. Preferably, in an exemplary embodiment, the dielectric layer 203 is SiNx.
In another exemplary embodiment of the present invention, there is provided a method for manufacturing a high reliability through hole capacitor as provided in any of the above exemplary embodiments, as shown in fig. 5, including a front side processing step and a back side processing step, wherein the front side processing step includes the following sub-steps:
s11: forming a first layer of metal photoetching pattern on a substrate 1 through light resistance, exposure and development; in a preferred exemplary embodiment, the photoresist used in the photolithography process described in step S11 is a negative photoresist, and the exposed area after the development is the first metal pattern (i.e., the metal pattern of the lower plate 201).
S12: forming a metal layer by using a vacuum evaporation method; in a preferred exemplary embodiment, the first layer of metal in step S12 is evaporated, and is respectively Ti/X/Au/Ti (titanium/X/gold/titanium) in sequence of evaporation, where X includes but is not limited to Ni (nickel), pt (platinum), mo (molybdenum), ti (titanium), or none, and the thickness of each layer of metal is respectively Ti (30-100 nm)/X (30-100 nm)/Au (100-1000 nm)/Ti (1-15 nm).
S13: carrying out metal stripping by using a metal stripping process to obtain a lower polar plate 201; in a preferred exemplary embodiment, in the step S13, the metal strip is performed by removing the photoresist on the entire wafer with a photoresist removing liquid, the metal in the non-metal pattern region is removed along with the removal of the photoresist, and only the metal in the PR-free region (photoresist region) remains; the photoresist removing liquid includes, but is not limited to, NMP (N-methylpyrrolidone).
S14: depositing a dielectric layer 203 film by using a plasma chemical vapor deposition method; in a preferred exemplary embodiment, the total thickness of the dielectric layer in step S14 is about 50 to 500nm, which is SiNx.
S15: forming a photoetching pattern of the intermediate dielectric layer 203 through photoresist, exposure and development; in a preferred exemplary embodiment, the photoresist used in the photolithography in step S15 is positive photoresist, and the exposed area after the development is the pattern area to be opened.
S16: removing the pattern area without the light resistance coverage by using dry etching; in a preferred exemplary embodiment, the dry etching in step S16 is ion etching, and the etching gas is C x F y 、S x F y And are not equal.
S17: removing the photoresist; in a preferred exemplary embodiment, the PR Strip (photoresist removal cleaner) wet stripping described in step S17 removes photoresist from the entire wafer using a photoresist removal solution including but not limited to NMP (N-methylpyrrolidone).
S18: forming a second layer of metal photoetching pattern through light resistance, exposure and development; in a preferred exemplary embodiment, the photoresist used in the photolithography process described in step S18 is negative photoresist, and the exposed area after the development is the second metal pattern (i.e., the metal pattern of the upper plate 202).
S19: depositing a second metal layer by using a vacuum evaporation method; in a preferred exemplary embodiment, the second metal layer in step S19 is evaporated, and the thicknesses of the metal layers are Ti (30-100 nm)// Au (1000-2000 nm), respectively, according to the sequence of evaporation.
S20: carrying out metal stripping by using a metal stripping process to obtain an upper-level plate 202; in a preferred exemplary embodiment, in the metal stripping in step S20, the photoresist on the whole wafer is removed by using a photoresist removing liquid, the metal in the non-metal pattern region is removed along with the removal of the photoresist, and only the metal in the PR-free region (photoresist region) remains; the photoresist removing liquid includes, but is not limited to, NMP (N-methylpyrrolidone).
The back processing step comprises the following substeps:
s21: forming a back through hole 3 photoetching pattern through light resistance, exposure and development; in a preferred exemplary embodiment, the photoresist used in the photolithography in step S21 is positive photoresist, the photoresist thickness is 10 to 20um, and the exposed area after development is the through hole pattern area.
S22: removing the pattern area without the light resistance coverage by using dry etching; in a preferred exemplary embodiment, the dry etching in step S22 is ion etching, and the etching gas is Cl 2 The etching time is 25min.
S23: removing the photoresist; in a preferred exemplary embodiment, the PR Strip wet stripping described in step S23 removes photoresist from the entire wafer using a photoresist removal solution including but not limited to NMP (N-methylpyrrolidone).
S24: sputtering a back seed layer; in a preferred exemplary embodiment, the seed layer described in step S24 is sputtered with Ti (50 nm)/Au (100 nm).
S25: manufacturing through hole back metal 4 by using an electroplating process; in a preferred exemplary embodiment, in the step S25, the through hole back gold is manufactured by using an electroplating process, and the thickness of the back gold layer is controlled by adjusting the magnitude of the current, and the required thickness of the back gold layer is 4um.
S26: forming a back gold layer photoetching pattern through light resistance, exposure and development; in a preferred exemplary embodiment, the photoresist in step S26 is a positive photoresist, and the exposed area after development is a pattern area to be etched.
S27: removing the metal area without the photoresist coverage by using wet etching, wherein the remained area is a back gold pattern; in a preferred exemplary embodiment, in the step S27 of wet etching the back gold pattern, the upper Au layer is etched by using a solution of iodine and potassium iodide, the lower Ti layer is etched by using hydrofluoric acid, and the etching time is controlled under a stable etch rate condition to achieve the purpose of complete etching.
S28: removing the photoresist; in a preferred exemplary embodiment, the wet photoresist stripping of the PR Strip in step S28 removes the photoresist on the entire wafer using a photoresist removing liquid, including but not limited to NMP (N-methylpyrrolidone).
It is to be understood that the above-described embodiments are illustrative only and not restrictive of the broad invention, and that various other modifications and changes in light thereof will be suggested to persons skilled in the art based upon the above teachings. And are neither required nor exhaustive of all embodiments. And obvious variations or modifications of the invention may be made without departing from the spirit or scope of the invention.
Claims (9)
1. A high reliability through-hole electric capacity which characterized in that: the method comprises the following steps:
a substrate;
a capacitor structure over the substrate;
the back through hole is formed in the back of the substrate, and the upward projection of the back through hole is positioned in the non-capacitance structure area;
the capacitor structure includes:
the lower polar plate is positioned on the substrate;
the upper-level plate is partially distributed above the lower polar plate;
the dielectric layer is positioned between the lower polar plate and the upper polar plate;
the upward projection of the back through hole has a lower polar plate and the upper-level plate is not present.
2. A high reliability via capacitor according to claim 1, wherein: the capacitor structure further includes:
and the back metal is positioned on the back of the substrate and the back through hole and is used for communicating the back through hole with the upper-level plate or communicating the back through hole with the lower-level plate.
3. A high reliability via capacitor according to claim 1, wherein: the upper-level plate comprises a layer of upper-level plate, and the capacitor structure is an MIM capacitor.
4. A high reliability via capacitor according to claim 1, wherein: the higher level board comprises a plurality of layers of higher level boards, and the capacitor structure is a stack capacitor.
5. A high reliability via capacitor according to claim 1, wherein: the via capacitor further includes:
the upper stage board forms an air bridge structure and is connected with the first bonding pad;
and the lower polar plate extends and is connected with the second bonding pad.
6. A high reliability via capacitor according to claim 1, wherein: the lower polar plate is respectively Ti/X/Au/Ti from bottom to top, wherein X comprises Ni, pt, mo, ti or does not comprise Ni, pt, mo and Ti.
7. The high reliability via capacitor of claim 1, wherein: the upper-level plate is respectively Ti/Au from bottom to top.
8. The high reliability via capacitor of claim 1, wherein: the dielectric layer is SiN x 。
9. The method for fabricating a high reliability via capacitor as claimed in any one of claims 1 to 8, wherein: the method comprises a front surface processing step and a back surface processing step, wherein the front surface processing step comprises the following substeps:
s11: forming a first layer of metal photoetching pattern on a substrate through light resistance, exposure and development;
s12: forming a metal layer by using a vacuum evaporation method;
s13: carrying out metal stripping by using a metal stripping process to obtain a lower polar plate;
s14: depositing a dielectric layer film by using a plasma chemical vapor deposition method;
s15: forming a middle dielectric layer photoetching pattern through light resistance, exposure and development;
s16: removing the pattern area without the light resistance coverage by using dry etching;
s17: removing the photoresist;
s18: forming a second layer of metal photoetching pattern through light resistance, exposure and development;
s19: depositing a second metal layer by using a vacuum evaporation method;
s20: carrying out metal stripping by using a metal stripping process to obtain a top plate;
the back processing step comprises the following substeps:
s21: forming a back through hole photoetching pattern through light resistance, exposure and development;
s22: removing the pattern area without the light resistance coverage by using dry etching;
s23: removing the photoresist;
s24: sputtering a back seed layer;
s25: manufacturing metal on the back of the through hole by using an electroplating process;
s26: forming a back gold layer photoetching pattern through light resistance, exposure and development;
s27: removing the metal area without the photoresist coverage by using wet etching, wherein the remained area is a back gold pattern;
s28: and removing the photoresist.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210042821.6A CN114400286B (en) | 2022-01-14 | 2022-01-14 | High-reliability through hole capacitor and manufacturing method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210042821.6A CN114400286B (en) | 2022-01-14 | 2022-01-14 | High-reliability through hole capacitor and manufacturing method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114400286A CN114400286A (en) | 2022-04-26 |
| CN114400286B true CN114400286B (en) | 2023-04-07 |
Family
ID=81230995
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210042821.6A Active CN114400286B (en) | 2022-01-14 | 2022-01-14 | High-reliability through hole capacitor and manufacturing method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114400286B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001176748A (en) * | 1999-12-17 | 2001-06-29 | Tdk Corp | Circuit board incorporating solid electrolytic capacitor and method of manufacturing therefor |
| CN112825319A (en) * | 2019-11-21 | 2021-05-21 | 长鑫存储技术有限公司 | Capacitor array, preparation method thereof and semiconductor storage structure |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3640560B2 (en) * | 1999-02-22 | 2005-04-20 | 日本特殊陶業株式会社 | Wiring board, core board with built-in capacitor, and manufacturing method thereof |
| JP2001177008A (en) * | 1999-12-21 | 2001-06-29 | Hitachi Ltd | Circuit board provided with built-in capacitor and semiconductor device using the same |
| DE102013014881B4 (en) * | 2012-09-12 | 2023-05-04 | Fairchild Semiconductor Corporation | Enhanced silicon via with multi-material fill |
| US9935166B2 (en) * | 2013-03-15 | 2018-04-03 | Qualcomm Incorporated | Capacitor with a dielectric between a via and a plate of the capacitor |
| US9502490B2 (en) * | 2014-05-21 | 2016-11-22 | Qualcomm Incorporated | Embedded package substrate capacitor |
| WO2019171470A1 (en) * | 2018-03-06 | 2019-09-12 | 株式会社 東芝 | Capacitor and method for producing same |
| KR102593562B1 (en) * | 2019-02-15 | 2023-10-25 | 삼성전자주식회사 | A redistribution substrate, a method for manufacturing the same, and a semiconductor package including the same |
| CN110164870A (en) * | 2019-05-14 | 2019-08-23 | 深圳市华星光电半导体显示技术有限公司 | Backsheet constructions containing capacitor |
| US11404534B2 (en) * | 2019-06-28 | 2022-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Backside capacitor techniques |
| US11211362B2 (en) * | 2020-03-20 | 2021-12-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D trench capacitor for integrated passive devices |
| CN112259524A (en) * | 2020-10-30 | 2021-01-22 | 华虹半导体(无锡)有限公司 | Manufacturing method of MIM capacitor in copper interconnection process |
-
2022
- 2022-01-14 CN CN202210042821.6A patent/CN114400286B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001176748A (en) * | 1999-12-17 | 2001-06-29 | Tdk Corp | Circuit board incorporating solid electrolytic capacitor and method of manufacturing therefor |
| CN112825319A (en) * | 2019-11-21 | 2021-05-21 | 长鑫存储技术有限公司 | Capacitor array, preparation method thereof and semiconductor storage structure |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114400286A (en) | 2022-04-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW385513B (en) | Metal-insulator-metal capacitor | |
| KR100834833B1 (en) | Capacitor, circuit board with built-in capacitor and method for producting the same | |
| US5478773A (en) | Method of making an electronic device having an integrated inductor | |
| US7855458B2 (en) | Electronic component | |
| TWI225301B (en) | Semiconductor device | |
| US11869827B2 (en) | Three-dimensional capacitor-inductor based on high functional density through silicon via structure and preparation method thereof | |
| CN109964544A (en) | Electronic component and electronic component manufacturing method | |
| JP5333435B2 (en) | Capacitor with through electrode, method for manufacturing the same, and semiconductor device | |
| JP4034669B2 (en) | Device having inductor and capacitor and method for manufacturing the same | |
| JP2007512688A (en) | Multilayer thin film capacitor on ceramic substrate and manufacturing method thereof | |
| JP7444210B2 (en) | Glass circuit board with built-in capacitor | |
| JP2002008942A (en) | Capacitor device, method of manufacturing the same, and module mounted with the device | |
| TWI290726B (en) | Method of manufacturing passive devices on a semiconductor substrate | |
| WO2011103735A1 (en) | Fabricating method of copper interconnection structure with mim capacitor and structure fabricated thereby | |
| US7072168B2 (en) | Capacitor device and method of manufacturing the same | |
| CN114400286B (en) | High-reliability through hole capacitor and manufacturing method | |
| TW201123397A (en) | Semiconductor package and method for making the same | |
| JP2001358248A (en) | Circuit board incorporating capacitor, and method of manufacturing the same | |
| US7755164B1 (en) | Capacitor and resistor having anodic metal and anodic metal oxide structure | |
| US7781334B2 (en) | Method of manufacturing a semiconductor device with through-chip vias | |
| CN112530939B (en) | Integrated capacitor and manufacturing method thereof, and radio frequency circuit | |
| CN112018071B (en) | Multifunctional TSV structure and preparation method thereof | |
| CN110223970B (en) | Hole-groove type capacitor structure and manufacturing method | |
| CN217214752U (en) | Capacitor structure for improving capacity breakdown resistance and MMIC device | |
| JP2006019443A (en) | Thin film capacitor, semiconductor device using same, and manufacturing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |