CN112711547B - 一种存储器控制装置、控制方法和存储器芯片 - Google Patents
一种存储器控制装置、控制方法和存储器芯片 Download PDFInfo
- Publication number
- CN112711547B CN112711547B CN202011561599.8A CN202011561599A CN112711547B CN 112711547 B CN112711547 B CN 112711547B CN 202011561599 A CN202011561599 A CN 202011561599A CN 112711547 B CN112711547 B CN 112711547B
- Authority
- CN
- China
- Prior art keywords
- control module
- switching control
- memory
- module
- switching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000015654 memory Effects 0.000 title claims abstract description 114
- 238000000034 method Methods 0.000 title claims abstract description 28
- 238000012545 processing Methods 0.000 claims abstract description 67
- 230000003068 static effect Effects 0.000 claims abstract description 38
- 230000014759 maintenance of location Effects 0.000 description 9
- 230000006870 function Effects 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 229940012720 subsys Drugs 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Static Random-Access Memory (AREA)
- Memory System (AREA)
Abstract
Description
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011561599.8A CN112711547B (zh) | 2020-12-25 | 2020-12-25 | 一种存储器控制装置、控制方法和存储器芯片 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011561599.8A CN112711547B (zh) | 2020-12-25 | 2020-12-25 | 一种存储器控制装置、控制方法和存储器芯片 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN112711547A CN112711547A (zh) | 2021-04-27 |
CN112711547B true CN112711547B (zh) | 2022-08-02 |
Family
ID=75546388
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202011561599.8A Active CN112711547B (zh) | 2020-12-25 | 2020-12-25 | 一种存储器控制装置、控制方法和存储器芯片 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN112711547B (zh) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02310888A (ja) * | 1989-05-25 | 1990-12-26 | Nec Corp | スタティックランダムアクセスメモリ |
CN1180356C (zh) * | 2001-11-27 | 2004-12-15 | 华为技术有限公司 | 一种双通道共享存储器的实现方法 |
US7065666B2 (en) * | 2003-11-13 | 2006-06-20 | Micron Technology, Inc. | Apparatus and method for generating a delayed clock signal |
CN105242768B (zh) * | 2015-10-09 | 2018-09-18 | 天津国芯科技有限公司 | 可分时钟控制的低功耗高速ahb总线访问多块sram的桥装置 |
US10296069B2 (en) * | 2017-06-27 | 2019-05-21 | Qualcomm Incorporated | Bandwidth-monitored frequency hopping within a selected DRAM operating point |
CN208013241U (zh) * | 2018-03-28 | 2018-10-26 | 长沙南车电气设备有限公司 | 一种速度传感器自动转换装置 |
-
2020
- 2020-12-25 CN CN202011561599.8A patent/CN112711547B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN112711547A (zh) | 2021-04-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6639454B2 (en) | Multiple circuit blocks with interblock control and power conservation | |
JP3894573B2 (ja) | 非同期部分リセットを有するコアセクション | |
EP0860052B1 (en) | An input/output driver circuit for isolating with minimal power consumption a peripheral component from a core section | |
US20110213950A1 (en) | System and Method for Power Optimization | |
US20120331275A1 (en) | System and method for power optimization | |
US20130173951A1 (en) | Controlling communication of a clock signal to a peripheral | |
JP2009505306A (ja) | 電力削減のための動的メモリサイジング | |
EP0859976A1 (en) | An input/output section of an integrated circuit having separate power down capability | |
JP2002196846A (ja) | Lsiのリーク電流低減方法 | |
KR19980073522A (ko) | 파워다운모드를 지원하는 반도체 메모리 장치와 이를 구비한 컴퓨터 시스템 및 이의 제어방법 | |
US6542996B1 (en) | Method of implementing energy-saving suspend-to-RAM mode | |
CN113093899B (zh) | 一种跨电源域数据传输方法 | |
CN112711547B (zh) | 一种存储器控制装置、控制方法和存储器芯片 | |
CN112486245A (zh) | 可重构阵列时钟门控控制方法、装置、设备及介质 | |
US7986580B2 (en) | Self-refresh based power saving circuit and method | |
CN113050780A (zh) | ***级SoC芯片低功耗控制电路 | |
CN105630127A (zh) | 嵌入MRAM的SoC芯片及其功耗控制方法 | |
US20230317147A1 (en) | Semiconductor integrated circuit | |
US11630502B2 (en) | Hierarchical state save and restore for device with varying power states | |
CN118260214A (zh) | 处理电路、处理方法及电子设备 | |
KR20230047823A (ko) | 시스템 온 칩 및 어플리케이션 프로세서 | |
CN105630128A (zh) | Mram芯片及其功耗控制方法 | |
KR20240025293A (ko) | 메모리 장치 | |
KR20240096950A (ko) | 상용 메모리의 데이터 버퍼에 구현된 딥러닝 연산 가속 장치 | |
JPH11306073A (ja) | 情報処理装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder |
Address after: Room 263, block B, science and technology innovation center, 128 Shuanglian Road, Haining Economic Development Zone, Haining City, Jiaxing City, Zhejiang Province, 314400 Patentee after: Beijing ESWIN Computing Technology Co.,Ltd. Patentee after: Beijing yisiwei Computing Technology Co.,Ltd. Address before: Room 263, block B, science and technology innovation center, 128 Shuanglian Road, Haining Economic Development Zone, Haining City, Jiaxing City, Zhejiang Province, 314400 Patentee before: Haining yisiwei IC Design Co.,Ltd. Patentee before: Beijing yisiwei Computing Technology Co.,Ltd. |
|
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: Room 263, block B, science and technology innovation center, 128 Shuanglian Road, Haining Economic Development Zone, Haining City, Jiaxing City, Zhejiang Province, 314400 Patentee after: Haining yisiwei IC Design Co.,Ltd. Patentee after: Beijing ESWIN Computing Technology Co.,Ltd. Address before: Room 263, block B, science and technology innovation center, 128 Shuanglian Road, Haining Economic Development Zone, Haining City, Jiaxing City, Zhejiang Province, 314400 Patentee before: Haining yisiwei IC Design Co.,Ltd. Patentee before: Beijing yisiwei Computing Technology Co.,Ltd. |
|
CP01 | Change in the name or title of a patent holder | ||
CP03 | Change of name, title or address |
Address after: Room 263, block B, science and technology innovation center, 128 Shuanglian Road, Haining Economic Development Zone, Haining City, Jiaxing City, Zhejiang Province, 314400 Patentee after: Haining Yisiwei Computing Technology Co.,Ltd. Country or region after: China Patentee after: Beijing ESWIN Computing Technology Co.,Ltd. Address before: Room 263, block B, science and technology innovation center, 128 Shuanglian Road, Haining Economic Development Zone, Haining City, Jiaxing City, Zhejiang Province, 314400 Patentee before: Haining yisiwei IC Design Co.,Ltd. Country or region before: China Patentee before: Beijing ESWIN Computing Technology Co.,Ltd. |