CN111696480A - OLED pixel compensation circuit and driving method - Google Patents
OLED pixel compensation circuit and driving method Download PDFInfo
- Publication number
- CN111696480A CN111696480A CN202010522533.1A CN202010522533A CN111696480A CN 111696480 A CN111696480 A CN 111696480A CN 202010522533 A CN202010522533 A CN 202010522533A CN 111696480 A CN111696480 A CN 111696480A
- Authority
- CN
- China
- Prior art keywords
- source
- stage
- drain
- signal
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/06—Details of flat display driving waveforms
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0233—Improving the luminance or brightness uniformity across the screen
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of El Displays (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
An OLED pixel compensation circuit and a driving method thereof, wherein the pixel compensation circuit comprises thin film transistors T1, T2, T3, T4, T5, T6, T7, T8 and T9, the source of the T1 is connected with the source of an on-chip high voltage VGH, the source of the T7 and the source of the T6, the grid of the T1 is connected with the grids of clock signals ECK1 and T5, and the drain of the T1 is connected with the source of the T2, the grid of the T7 and one end of a capacitor CB; different from the prior art, the driving circuit capable of generating an EM compensation signal at each stage is realized, loss generated by RC delay is compensated, and therefore input signals are simplified, and the display effect is better.
Description
Technical Field
The invention relates to the field of panel design, in particular to an OLED pixel compensation circuit and a driving method design.
Background
In a conventional commercial display, an IC is generally disposed on a short side and a GIP trace is disposed on a long side. The source trace of such commercial displays is long and the data gradually decreases as the RCdelay on the source trace increases. Therefore, as the trace distance increases, RCdelay increases, the voltage writing of the pixel electrode becomes smaller, and the image brightness decreases. Therefore, a sourceoverdrive method is provided to compensate the voltage of the pixel electrode, and the phenomenon of brightness reduction is avoided.
Disclosure of Invention
Therefore, it is desirable to provide an internal compensation circuit that solves the problem of reduced pixel voltage of the display.
To this end, we provide an OLED pixel compensation circuit, which includes thin film transistors T1, T2, T3, T4, T5, T6, T7, T8, T9, a source of the T1 is connected to an on-chip high voltage VGH, a source of the T7, and a source of the T6, a gate of the T1 is connected to gates of clock signals ECK1 and T5, and a drain of the T1 is connected to a source of the T2, a gate of the T7, and one end of a capacitor CB; the drain of the T7 is connected with the other end of the capacitor CB, the gate of the T6 and the source of the T8, the drain of the T6 is connected with the drain of the T8 and the source of the T9, the gate of the T2 is connected with the drain of the T4, the gate of the T8, the gate of the T9 and the source of the T5, the source of the T4 is connected with a reset signal RST, the gate of the T4 is connected with the current-stage driving signal Gn, and the drain of the T2, the drain of the T5 and the drain of the T9 are connected with VGL; the drain of the T7 is also connected to the output of the compensation signal EMn.
A driving method of an OLED pixel compensation circuit is suitable for the OLED pixel compensation circuit and comprises the following steps:
the first stage, the high level of the current stage input signal, the low level of the clock signal and the reset signal;
in the second stage, the current-stage input signal keeps high level, the reset signal is high level, and the clock signal is low level;
in the third stage, the input signal of the current stage keeps high level, and the reset signal and the clock signal keep low level;
the fourth stage, the current stage input signal, the reset signal and the clock signal are at low level;
in the fifth stage, the current-stage input signal is at low level, the clock signal is at high level, and the reset signal is at high level after keeping at low level.
Different from the prior art, the driving circuit capable of generating an EM compensation signal at each stage is realized, loss generated by RCdelay is compensated, and therefore input signals are simplified, and the display effect is better.
Drawings
FIG. 1 is a schematic diagram of a compensation circuit according to an embodiment;
fig. 2 is a schematic diagram of a driving waveform according to an embodiment.
Detailed Description
To explain technical contents, structural features, and objects and effects of the technical solutions in detail, the following detailed description is given with reference to the accompanying drawings in conjunction with the embodiments.
Referring to fig. 1, an OLED pixel compensation circuit includes thin film transistors T1, T2, T3, T4, T5, T6, T7, T8, and T9, a source of the T1 is connected to an on-chip high voltage VGH, a source of the T7, and a source of the T6, a gate of the T1 is connected to gates of clock signals ECK1 and T5, and a drain of the T1 is connected to a source of the T2, a gate of the T7, and one end of a capacitor CB; the drain of the T7 is connected with the other end of the capacitor CB, the gate of the T6 and the source of the T8, the drain of the T6 is connected with the drain of the T8 and the source of the T9, the gate of the T2 is connected with the drain of the T4, the gate of the T8, the gate of the T9 and the source of the T5, the source of the T4 is connected with a reset signal RST, the gate of the T4 is connected with the current-stage driving signal Gn, and the drain of the T2, the drain of the T5 and the drain of the T9 are connected with VGL; the drain of the T7 is also connected to the output of the compensation signal EMn. Such an OLED pixel compensation circuit, when properly driven, is capable of generating one compensation signal EMn for each stage (n). The driving method of the pixel compensation circuit is as follows:
in the embodiment shown in fig. 2, the following stages are included:
first stage t 1: when the input signal of the previous stage is high, the clock signal and the reset signal are low, T4 is turned on, and EMn maintains the high level of the previous frame.
Second stage t 2: when the previous stage input signal keeps high level, the reset signal is high level, and the clock signal is low level; t4, T2, T8, and T9 are open and EMn is pulled to the low level by VGL.
Third stage t 3: when the previous stage input signal keeps high level, the reset signal and the clock signal are low level; t4 is turned on, EMn maintains the low level of the previous stage.
Fourth stage t 4: the current stage inputs signals, reset signals and clock signals to low level; all TFTs are turned off, and EMn remains at the low level.
Fifth stage t 5: when the input signal of the previous stage is at low level, the clock signal is at high level, the reset signal is at high level after keeping at low level, T1, T5, T6 and T7 are turned on, and EMn is pulled to high level by VGH.
The compensation signal EMn is pulled down by the superposition of the current-stage driving signal Gn and the reset signal RST, and is pulled up by the ECK 1. Further, when EMn is at high level, T6 is turned on, and at this time, the middle of T8 and T9 is at high level, in this case, if T8 and T9 are turned on by mistake, the level of EMn is not pulled low by VGL. Therefore, the action of T6 ensures that EMn is not pulled low at high level.
In some other embodiments, when the panel is in the first frame of the power-on at this time, EMn has no high level of the previous frame in the first period, and then the two OLED driving voltages OVDD/OVSS, i.e. the voltages of the anode and the cathode at the two ends of the OLED led, are applied later by one frame, so that the human eye does not see the non-uniformity in the initial period of the first frame.
It should be noted that, although the above embodiments have been described herein, the invention is not limited thereto. Therefore, based on the innovative concepts of the present invention, the technical solutions of the present invention can be directly or indirectly applied to other related technical fields by making changes and modifications to the embodiments described herein, or by using equivalent structures or equivalent processes performed in the content of the present specification and the attached drawings, which are included in the scope of the present invention.
Claims (2)
1. An OLED pixel compensation circuit is characterized by comprising thin film transistors T1, T2, T3, T4, T5, T6, T7, T8 and T9, wherein the source of T1 is connected with the source of an on-chip high voltage VGH and T7 and the source of T6, the gate of T1 is connected with the gates of clock signals ECK1 and T5, and the drain of T1 is connected with the source of T2, the gate of T7 and one end of a capacitor CB; the drain of the T7 is connected with the other end of the capacitor CB, the gate of the T6 and the source of the T8, the drain of the T6 is connected with the drain of the T8 and the source of the T9, the gate of the T2 is connected with the drain of the T4, the gate of the T8, the gate of the T9 and the source of the T5, the source of the T4 is connected with a reset signal RST, the gate of the T4 is connected with the current-stage driving signal Gn, and the drain of the T2, the drain of the T5 and the drain of the T9 are connected with VGL; the drain of the T7 is also connected to the output of the compensation signal EMn.
2. A driving method of an OLED pixel compensation circuit, applicable to the OLED pixel compensation circuit of claim 1, comprising the following stages:
the first stage, the high level of the current stage input signal, the low level of the clock signal and the reset signal;
in the second stage, the current-stage input signal keeps high level, the reset signal is high level, and the clock signal is low level;
in the third stage, the input signal of the current stage keeps high level, and the reset signal and the clock signal keep low level;
the fourth stage, the current stage input signal, the reset signal and the clock signal are at low level;
in the fifth stage, the current-stage input signal is at low level, the clock signal is at high level, and the reset signal is at high level after keeping at low level.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010522533.1A CN111696480B (en) | 2020-06-10 | 2020-06-10 | OLED pixel compensation circuit and driving method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010522533.1A CN111696480B (en) | 2020-06-10 | 2020-06-10 | OLED pixel compensation circuit and driving method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111696480A true CN111696480A (en) | 2020-09-22 |
CN111696480B CN111696480B (en) | 2023-10-03 |
Family
ID=72480139
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010522533.1A Active CN111696480B (en) | 2020-06-10 | 2020-06-10 | OLED pixel compensation circuit and driving method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111696480B (en) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120326955A1 (en) * | 2010-03-19 | 2012-12-27 | Sharp Kabushiki Kaisha | Shift register |
CN104282270A (en) * | 2014-10-17 | 2015-01-14 | 京东方科技集团股份有限公司 | Gate drive circuit, displaying circuit, drive method and displaying device |
CN104575419A (en) * | 2014-12-04 | 2015-04-29 | 上海天马微电子有限公司 | Shift register and driving method thereof |
US20180137808A1 (en) * | 2015-12-31 | 2018-05-17 | Lg Display Co., Ltd. | Organic light emitting diode display |
CN108922474A (en) * | 2018-06-22 | 2018-11-30 | 武汉华星光电半导体显示技术有限公司 | A kind of pixel compensation circuit and its driving method, AMOLED display panel |
CN110226195A (en) * | 2018-11-22 | 2019-09-10 | 京东方科技集团股份有限公司 | Display driver circuit, display device and display methods for the multirow pixel in single-row |
CN110767146A (en) * | 2019-10-25 | 2020-02-07 | 福建华佳彩有限公司 | Multi-stage driving circuit |
CN212276786U (en) * | 2020-06-10 | 2021-01-01 | 福建华佳彩有限公司 | OLED pixel compensation circuit |
-
2020
- 2020-06-10 CN CN202010522533.1A patent/CN111696480B/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120326955A1 (en) * | 2010-03-19 | 2012-12-27 | Sharp Kabushiki Kaisha | Shift register |
CN104282270A (en) * | 2014-10-17 | 2015-01-14 | 京东方科技集团股份有限公司 | Gate drive circuit, displaying circuit, drive method and displaying device |
CN104575419A (en) * | 2014-12-04 | 2015-04-29 | 上海天马微电子有限公司 | Shift register and driving method thereof |
US20180137808A1 (en) * | 2015-12-31 | 2018-05-17 | Lg Display Co., Ltd. | Organic light emitting diode display |
CN108922474A (en) * | 2018-06-22 | 2018-11-30 | 武汉华星光电半导体显示技术有限公司 | A kind of pixel compensation circuit and its driving method, AMOLED display panel |
CN110226195A (en) * | 2018-11-22 | 2019-09-10 | 京东方科技集团股份有限公司 | Display driver circuit, display device and display methods for the multirow pixel in single-row |
CN110767146A (en) * | 2019-10-25 | 2020-02-07 | 福建华佳彩有限公司 | Multi-stage driving circuit |
CN212276786U (en) * | 2020-06-10 | 2021-01-01 | 福建华佳彩有限公司 | OLED pixel compensation circuit |
Also Published As
Publication number | Publication date |
---|---|
CN111696480B (en) | 2023-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN108564930B (en) | Shift register and driving method thereof, grid driving circuit and display device | |
CN106683631B (en) | The GOA circuits and display device of a kind of IGZO thin film transistor (TFT)s | |
WO2017121176A1 (en) | Shifting register and driving method therefor, gate electrode driving circuit and display device | |
US20180144811A1 (en) | Shift register units, gate driving circuit and driving methods thereof, and display apparatus | |
US10796780B2 (en) | Shift register unit and driving method thereof, gate driving circuit and display apparatus | |
US11107382B2 (en) | Shift register and method for driving the same, gate driving circuit and display device | |
JP2017537339A (en) | Scan driving circuit in oxide semiconductor thin film transistor | |
US20210134203A1 (en) | Shift register and method for driving the same, gate driving circuit and display device | |
US11984084B2 (en) | Shift register, driving method thereof, gate drive circuit, and display device | |
CN112509512A (en) | GIP circuit and driving method | |
US10937380B2 (en) | Shift register and driving method therefor, gate driving circuit and display apparatus | |
CN112527149A (en) | GIP circuit for improving display stability and driving method | |
CN112992094B (en) | GIP circuit driving method and display device | |
CN212276786U (en) | OLED pixel compensation circuit | |
CN214011960U (en) | GIP circuit for improving display stability | |
CN214541521U (en) | GIP circuit | |
US8912992B2 (en) | Display device | |
CN213844093U (en) | GIP circuit | |
CN111696480A (en) | OLED pixel compensation circuit and driving method | |
CN213277406U (en) | OLED pixel compensation circuit | |
CN107909958B (en) | GOA circuit unit, GOA circuit and display panel | |
KR20190126372A (en) | Scan Drive Circuit and Display Panel with Charge Sharing | |
CN112885285A (en) | GIP circuit and control method thereof | |
CN113160766A (en) | GIP compensation circuit and control method thereof | |
CN112527150A (en) | GIP circuit and driving method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |