CN110971856A - Device and method for generating HD-SDI video and analog video based on low-speed SRAM - Google Patents
Device and method for generating HD-SDI video and analog video based on low-speed SRAM Download PDFInfo
- Publication number
- CN110971856A CN110971856A CN201911041859.6A CN201911041859A CN110971856A CN 110971856 A CN110971856 A CN 110971856A CN 201911041859 A CN201911041859 A CN 201911041859A CN 110971856 A CN110971856 A CN 110971856A
- Authority
- CN
- China
- Prior art keywords
- image data
- infrared image
- analog video
- fpga
- sdi
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/907—Television signal recording using static stores, e.g. storage tubes or semiconductor memories
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/30—Transforming light or analogous information into electric information
- H04N5/33—Transforming infrared radiation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/015—High-definition television systems
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Closed-Circuit Television Systems (AREA)
Abstract
The invention provides a device and a method for generating HD-SDI video and analog video based on low-speed SRAM (static random access memory), wherein an infrared image data receiving unit is a data source end, an FPGA (field programmable gate array) is a core processor, the FPGA caches infrared image data received by the infrared image data receiving unit into an asynchronous dual-port SRAM (static random access memory), reads the infrared image data from the asynchronous dual-port SRAM for processing according to the time sequence requirements of an SDI video coding unit and an analog video coding unit, and a power supply unit provides required voltage for the whole device for generating HD-SDI video and analog video based on the low-speed SRAM. The invention generates HD-SDI video and analog video on the basis of not changing the original image processing platform, realizes high-definition high-speed video by adopting low-speed SRAM, inherits mature technology to the maximum extent, and meets the requirements of engineering application.
Description
Technical Field
The invention relates to the technical field of image processing, in particular to a device for generating a video and an implementation method.
Background
In the field of thermal infrared imagers, an infrared image video output by the thermal infrared imager needs to be transmitted to a rear-end image processing device for feature information extraction. In the currently adopted video transmission mode, the SDI has the advantages of few transmission cables, easy use, high definition, small time delay, and the like, and can also repeatedly use the analog video cable with the network, and is gradually and widely adopted.
An FPGA image processing platform based on a DDR (double data rate synchronous dynamic random access memory) is already used for realizing an HD-SDI (high definition SDI) video, but in engineering application, some original thermal infrared imagers adopting an FPGA image processing platform based on a low-speed SRAM hope to realize the HD-SDI video on the basis of not changing the original image processing platform.
Disclosure of Invention
In order to overcome the defects of the prior art, the invention provides a device for generating an HD-SDI video and an analog video based on a low-speed SRAM and an implementation method thereof. The invention generates HD-SDI video and analog video on the basis of the original FPGA image processing platform based on the low-speed SRAM.
The technical scheme adopted by the invention for solving the technical problems is as follows:
a device for generating HD-SDI video and analog video based on low-speed SRAM comprises an infrared image data receiving unit, an FPGA, an asynchronous dual-port SRAM, an SDI video coding unit, an analog video coding unit and a power supply unit;
the infrared image data receiving unit is a data source end, the FPGA is a core processor, the FPGA caches the infrared image data received by the infrared image data receiving unit into the asynchronous dual-port SRAM, the infrared image data are read from the asynchronous dual-port SRAM for processing according to the time sequence requirements of the SDI video coding unit and the analog video coding unit, and the power supply unit provides required voltage for the whole device for generating the HD-SDI video and the analog video based on the low-speed SRAM.
The infrared image data receiving unit realizes photoelectric signal conversion and converts an infrared radiation signal of a target background into an electric signal.
The FPGA realizes time sequence management and signal processing.
The asynchronous dual-port SRAM is used as a display memory and stores infrared image data with 640 x 512 resolution.
The SDI video coding unit realizes HD-SDI video coding output.
The analog video coding unit realizes analog video coding output.
A method of an apparatus for generating HD-SDI video and analog video based on low speed SRAM comprises the following steps:
step 1: according to the requirement of an HD-SDI video format in an SDI video coding chip, the FPGA generates various control signals;
step 2: the infrared image data clock frequency output by the infrared image data receiving unit is clk, at the time of 2000 × clk before the rising edge of the effective signal of the HD-SDI video data, the FPGA sequentially reads the infrared image data of the first 2 lines (640 × 2 resolution) in the asynchronous dual-port SRAM, and the FPGA performs double-time interpolation amplification at the rate 4 times of clk and writes the infrared image data into an on-chip FIFO;
and step 3: when the HD-SDI video line data are effective, the FPGA reads 1024 data in the FIFO on the chip according to the HD-SDI video clock rate and outputs the data to the SDI video coding unit;
and 4, step 4: when the number of data in the on-chip FIFO is less than 200, the FPGA continues to sequentially read the next row (640 resolution) of infrared image data in the asynchronous dual-port SRAM at the clk rate, and the FPGA performs twice interpolation amplification at 4 times the clk rate and writes the amplified data into the on-chip FIFO;
and 5: and (4) repeating the steps 3 and 4 until the data in the asynchronous dual-port SRAM is completely read.
A method of an apparatus for generating HD-SDI video and analog video based on low speed SRAM, the steps of generating analog video are as follows:
step 1: according to the requirement of an analog video format, the FPGA generates various control signals;
step 2: at the time 2000 × clk before the analog video blanking signal is effective, the FPGA reads infrared image data of the 1 st line and the 3 rd line (640 × 2 resolution) in the asynchronous dual-port SRAM at the clk rate and writes the infrared image data into an on-chip FIFO;
and step 3: when the analog video line data is effective, the FPGA reads 640 data in the FIFO on the chip according to the analog video clock rate and outputs the data to the analog video coding unit;
and 4, step 4: when the number of data in the on-chip FIFO is less than 200, the FPGA continuously reads 640 infrared image data in the asynchronous dual-port SRAM in a clk interlaced mode and writes the infrared image data into the on-chip FIFO;
and 5: repeating the steps 3 and 4 until 640 th 512 th data in the asynchronous dual-port SRAM is read;
step 6: when the number of data in the on-chip FIFO is less than 200, the FPGA continues to read the infrared image data of the 2 nd line (640 resolution) in the asynchronous dual-port SRAM at the clk rate and writes the infrared image data into the on-chip FIFO;
and 7: and repeating the steps 3 and 4 until 640 × 511 th data in the asynchronous dual-port SRAM is read.
The invention has the advantages that the HD-SDI video and the analog video are generated on the basis of not changing the original image processing platform, the high-definition high-speed video is realized by adopting the low-speed SRAM, the mature technology is inherited to the greatest extent, and the engineering application requirements are met.
Drawings
Fig. 1 is a schematic structural diagram of an apparatus for generating HD-SDI video and analog video based on low-speed SRAM according to the present invention.
Detailed Description
The invention is further illustrated with reference to the following figures and examples.
As shown in fig. 1, an apparatus for generating HD-SDI video and analog video based on low speed SRAM includes an infrared image data receiving unit, an FPGA, an asynchronous dual port SRAM, an SDI video encoding unit, an analog video encoding unit, and a power supply unit;
the infrared image data receiving unit is a data source end, the FPGA is a core processor, the FPGA caches the infrared image data received by the infrared image data receiving unit into an asynchronous dual-port SRAM, and reads the infrared image data from the asynchronous dual-port SRAM for processing according to the time sequence requirements of an SDI video coding unit and an analog video coding unit, and a power supply unit provides required voltage for the whole device for generating HD-SDI video and analog video based on the low-speed SRAM;
the infrared image data receiving unit realizes photoelectric signal conversion and converts an infrared radiation signal of a target background into an electric signal;
the FPGA realizes time sequence management and signal processing;
the asynchronous dual-port SRAM is used as a display memory and stores infrared image data with 640 x 512 resolution;
the SDI video coding unit realizes HD-SDI video coding output;
the analog video coding unit realizes analog video coding output;
the power supply unit realizes power supply of the image processing platform;
the device and the method for generating the HD-SDI video and the analog video based on the low-speed SRAM are characterized in that the HD-SDI video is generated by adopting the following steps:
step 1: according to the requirement of an HD-SDI video format in an SDI video coding chip, the FPGA generates various control signals;
step 2: the infrared image data clock frequency output by the infrared image data receiving unit is clk, at the time of 2000 × clk before the rising edge of the effective signal of the HD-SDI video data, the FPGA sequentially reads the infrared image data of the first 2 lines (640 × 2 resolution) in the asynchronous dual-port SRAM, and the FPGA performs double-time interpolation amplification at the rate 4 times of clk and writes the infrared image data into an on-chip FIFO;
and step 3: when the HD-SDI video line data are effective, the FPGA reads 1024 data in the FIFO on the chip according to the HD-SDI video clock rate and outputs the data to the SDI video coding unit;
and 4, step 4: when the number of data in the on-chip FIFO is less than 200, the FPGA continues to sequentially read the next row (640 resolution) of infrared image data in the asynchronous dual-port SRAM at the clk rate, and the FPGA performs twice interpolation amplification at 4 times the clk rate and writes the amplified data into the on-chip FIFO;
and 5: repeating the steps 3) and 4) until the data in the asynchronous dual-port SRAM is completely read;
a device and a method for generating HD-SDI video and analog video based on low-speed SRAM are characterized in that the analog video generation adopts the following steps:
step 1: according to the requirement of an analog video format, the FPGA generates various control signals;
step 2: at the time 2000 × clk before the analog video blanking signal is effective, the FPGA reads infrared image data of the 1 st line and the 3 rd line (640 × 2 resolution) in the asynchronous dual-port SRAM at the clk rate and writes the infrared image data into an on-chip FIFO;
and step 3: when the analog video line data is effective, the FPGA reads 640 data in the FIFO on the chip according to the analog video clock rate and outputs the data to the analog video coding unit;
and 4, step 4: when the number of data in the on-chip FIFO is less than 200, the FPGA continuously reads 640 infrared image data in the asynchronous dual-port SRAM in a clk interlaced mode and writes the infrared image data into the on-chip FIFO;
and 5: repeating the steps 3) and 4) until 640 th 512 th data in the asynchronous dual-port SRAM is read;
step 6: when the number of data in the on-chip FIFO is less than 200, the FPGA continues to read the infrared image data of the 2 nd line (640 resolution) in the asynchronous dual-port SRAM at the clk rate and writes the infrared image data into the on-chip FIFO;
and 7: and repeating the steps 3) and 4) until 640 × 511 th data in the asynchronous dual-port SRAM is read.
In this embodiment, the FPGA employs EP3C120F780I7 to implement data preprocessing, generate HD-SDI video control signals of 1920 × 1080p @25 standard (with an effective resolution of 1280 × 1024) and analog video control signals of PAL standard, read infrared image data in the asynchronous dual-port SRAM at a rate of 22MHz according to timing requirements, and interpolate 640 × 512 infrared image data to 1280 × 1024 at a rate of 88 MHz.
The asynchronous dual-port SRAM adopts IDT70T633S12BCI, and stores 640 x 512-resolution infrared image data.
And the SDI video coding unit adopts an SDI video coding chip GV7600 to code HD-SDI video data output by the FPGA, and the clock frequency is 148.5 MHz.
The analog video coding unit adopts an analog video coding chip ADV7123 to code analog video data output by the FPGA, and the clock frequency is 13.5 MHz.
Claims (8)
1. An apparatus for generating an HD-SDI video and an analog video based on a low-speed SRAM, comprising:
the device for generating the HD-SDI video and the analog video based on the low-speed SRAM comprises an infrared image data receiving unit, an FPGA, an asynchronous dual-port SRAM, an SDI video coding unit, an analog video coding unit and a power supply unit;
the infrared image data receiving unit is a data source end, the FPGA is a core processor, the FPGA caches the infrared image data received by the infrared image data receiving unit into the asynchronous dual-port SRAM, the infrared image data are read from the asynchronous dual-port SRAM for processing according to the time sequence requirements of the SDI video coding unit and the analog video coding unit, and the power supply unit provides required voltage for the whole device for generating the HD-SDI video and the analog video based on the low-speed SRAM.
2. The apparatus of claim 1, wherein the apparatus for generating HD-SDI video and analog video based on low speed SRAM comprises:
the infrared image data receiving unit realizes photoelectric signal conversion and converts an infrared radiation signal of a target background into an electric signal.
3. The apparatus of claim 1, wherein the apparatus for generating HD-SDI video and analog video based on low speed SRAM comprises:
the FPGA realizes time sequence management and signal processing.
4. The apparatus of claim 1, wherein the apparatus for generating HD-SDI video and analog video based on low speed SRAM comprises:
the asynchronous dual-port SRAM is used as a display memory and stores infrared image data with 640 x 512 resolution.
5. The apparatus of claim 1, wherein the apparatus for generating HD-SDI video and analog video based on low speed SRAM comprises:
the SDI video coding unit realizes HD-SDI video coding output.
6. The apparatus of claim 1, wherein the apparatus for generating HD-SDI video and analog video based on low speed SRAM comprises:
the analog video coding unit realizes analog video coding output.
7. A method for implementing the apparatus for generating HD-SDI video and analog video based on low speed SRAM of claim 1, wherein the method comprises:
the device for generating the HD-SDI video and the analog video based on the low-speed SRAM comprises the following steps of:
step 1: according to the requirement of an HD-SDI video format in an SDI video coding chip, the FPGA generates various control signals;
step 2: the clock frequency of infrared image data output by the infrared image data receiving unit is clk, at the time of 2000 × clk before the rising edge of an effective signal of HD-SDI video data, the FPGA sequentially reads the first 2 lines of infrared image data in the asynchronous dual-port SRAM, and the FPGA performs double-time interpolation amplification at the rate of 4 times clk and writes the data into an on-chip FIFO;
and step 3: when the HD-SDI video line data are effective, the FPGA reads 1024 data in the FIFO on the chip according to the HD-SDI video clock rate and outputs the data to the SDI video coding unit;
and 4, step 4: when the number of data in the on-chip FIFO is less than 200, the FPGA continues to sequentially read the next line of infrared image data in the asynchronous dual-port SRAM at the clk rate, and the FPGA performs twice interpolation amplification at 4 times the clk rate and writes the amplified data into the on-chip FIFO;
and 5: and (4) repeating the steps 3 and 4 until the data in the asynchronous dual-port SRAM is completely read.
8. A method for implementing the apparatus for generating HD-SDI video and analog video based on low speed SRAM of claim 1, wherein the method comprises:
the device for generating the HD-SDI video and the analog video based on the low-speed SRAM comprises the following steps of:
step 1: according to the requirement of an analog video format, the FPGA generates various control signals;
step 2: at the moment 2000 × clk before the analog video blanking signal is effective, reading infrared image data of the 1 st line and the 3 rd line in the asynchronous dual-port SRAM by the FPGA at a clk rate, and writing the infrared image data into an on-chip FIFO;
and step 3: when the analog video line data is effective, the FPGA reads 640 data in the FIFO on the chip according to the analog video clock rate and outputs the data to the analog video coding unit;
and 4, step 4: when the number of data in the on-chip FIFO is less than 200, the FPGA continuously reads 640 infrared image data in the asynchronous dual-port SRAM in a clk interlaced mode and writes the infrared image data into the on-chip FIFO;
and 5: repeating the steps 3 and 4 until 640 th 512 th data in the asynchronous dual-port SRAM is read;
step 6: when the number of data in the on-chip FIFO is less than 200, the FPGA continues to read the infrared image data of the 2 nd line in the asynchronous dual-port SRAM at the clk rate and writes the infrared image data into the on-chip FIFO;
and 7: and repeating the steps 3 and 4 until 640 × 511 th data in the asynchronous dual-port SRAM is read.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911041859.6A CN110971856B (en) | 2019-10-30 | 2019-10-30 | Device and method for generating HD-SDI video and analog video based on low-speed SRAM |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911041859.6A CN110971856B (en) | 2019-10-30 | 2019-10-30 | Device and method for generating HD-SDI video and analog video based on low-speed SRAM |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110971856A true CN110971856A (en) | 2020-04-07 |
| CN110971856B CN110971856B (en) | 2022-01-04 |
Family
ID=70030178
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911041859.6A Active CN110971856B (en) | 2019-10-30 | 2019-10-30 | Device and method for generating HD-SDI video and analog video based on low-speed SRAM |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110971856B (en) |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20100111489A1 (en) * | 2007-04-13 | 2010-05-06 | Presler Ari M | Digital Camera System for Recording, Editing and Visualizing Images |
| US8355029B1 (en) * | 2005-08-11 | 2013-01-15 | Matrox Electronic Systems, Ltd. | Systems for and methods of processing signals in a graphics format |
| CN103269425A (en) * | 2013-04-18 | 2013-08-28 | 中国科学院长春光学精密机械与物理研究所 | Multifunctional intelligent image conversion system |
| KR101360992B1 (en) * | 2013-02-22 | 2014-02-11 | 주식회사 투윈스컴 | Long-distance transmission apparatus of high quality digital(hd type video) image signal |
| CN103699726A (en) * | 2013-12-17 | 2014-04-02 | 电子科技大学 | Method and device for simulating ADC (analogue-to-digital converter) based on FPGA (field programmable gate array) |
| CN104780329A (en) * | 2014-01-14 | 2015-07-15 | 南京视威电子科技股份有限公司 | Multi-picture separator capable of playing high-definition and standard-definition videos based on FPGA and multi-picture separation method based on FPGA |
| CN105049781A (en) * | 2014-12-27 | 2015-11-11 | 中航华东光电（上海）有限公司 | Image processing system based on Field Programmable Gate Array (FPGA) |
| CN204836400U (en) * | 2015-07-21 | 2015-12-02 | 中国科学院西安光学精密机械研究所 | Embedded multifunctional video interface module |
| CN106961570A (en) * | 2017-03-20 | 2017-07-18 | 中航华东光电有限公司 | The de-interlaced system of vision signal and processing method based on FPGA |
| CN107249101A (en) * | 2017-07-13 | 2017-10-13 | 浙江工业大学 | A kind of sample of high-resolution image and processing unit |
| CN109299030A (en) * | 2018-09-10 | 2019-02-01 | 南京莱斯电子设备有限公司 | The method that cameralink based on ZYNQ turns PAL system |
-
2019
- 2019-10-30 CN CN201911041859.6A patent/CN110971856B/en active Active
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8355029B1 (en) * | 2005-08-11 | 2013-01-15 | Matrox Electronic Systems, Ltd. | Systems for and methods of processing signals in a graphics format |
| US20100111489A1 (en) * | 2007-04-13 | 2010-05-06 | Presler Ari M | Digital Camera System for Recording, Editing and Visualizing Images |
| KR101360992B1 (en) * | 2013-02-22 | 2014-02-11 | 주식회사 투윈스컴 | Long-distance transmission apparatus of high quality digital(hd type video) image signal |
| CN103269425A (en) * | 2013-04-18 | 2013-08-28 | 中国科学院长春光学精密机械与物理研究所 | Multifunctional intelligent image conversion system |
| CN103699726A (en) * | 2013-12-17 | 2014-04-02 | 电子科技大学 | Method and device for simulating ADC (analogue-to-digital converter) based on FPGA (field programmable gate array) |
| CN104780329A (en) * | 2014-01-14 | 2015-07-15 | 南京视威电子科技股份有限公司 | Multi-picture separator capable of playing high-definition and standard-definition videos based on FPGA and multi-picture separation method based on FPGA |
| CN105049781A (en) * | 2014-12-27 | 2015-11-11 | 中航华东光电（上海）有限公司 | Image processing system based on Field Programmable Gate Array (FPGA) |
| CN204836400U (en) * | 2015-07-21 | 2015-12-02 | 中国科学院西安光学精密机械研究所 | Embedded multifunctional video interface module |
| CN106961570A (en) * | 2017-03-20 | 2017-07-18 | 中航华东光电有限公司 | The de-interlaced system of vision signal and processing method based on FPGA |
| CN107249101A (en) * | 2017-07-13 | 2017-10-13 | 浙江工业大学 | A kind of sample of high-resolution image and processing unit |
| CN109299030A (en) * | 2018-09-10 | 2019-02-01 | 南京莱斯电子设备有限公司 | The method that cameralink based on ZYNQ turns PAL system |
Non-Patent Citations (1)
| Title |
|---|
| 黄彪: ""基于FPGA的高清视频信号实时处理***的研究"", 《中国优秀硕士学位论文全文数据库（电子期刊）》 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110971856B (en) | 2022-01-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9473726B2 (en) | Ultra high definition display device and video signal converting method | |
| TW200516995A (en) | Solid-state image sensing apparatus | |
| US9900535B2 (en) | Solid-state imaging apparatus, imaging system and method for driving solid-state imaging apparatus | |
| CN101729840A (en) | Storage processing method utilizing video image characteristic sequence | |
| CN103618860B (en) | A kind of analog-digital converter for imageing sensor | |
| JP2014511606A (en) | Real-time image acquisition and display | |
| CN101572826A (en) | Ultrasonic video display device and method | |
| EP1202556A3 (en) | Image processing apparatus, image processing method and recording medium | |
| CN103248797A (en) | Video resolution enhancing method and module based on FPGA (field programmable gate array) | |
| US7589761B2 (en) | Device and method for transmitting image data | |
| CN113573111B (en) | 8K ultra-high definition video conversion screen pointing system and screen pointing method | |
| CN102638649B (en) | USB3.0 high-speed high-definition industrial camera | |
| CN102595068A (en) | Digital-domain accumulation complementary metal oxide semiconductor-time delay integration (CMOS-TDI) image sensor | |
| CN104702859A (en) | Ultra-high-definition splicing system and splicing method thereof | |
| CN110971856B (en) | Device and method for generating HD-SDI video and analog video based on low-speed SRAM | |
| CN108134912B (en) | Video stream conversion method | |
| Birla | FPGA based reconfigurable platform for complex image processing | |
| CN104581075A (en) | Panoramic video processing system and method based on heterogeneous platform | |
| US11146749B2 (en) | Image sensor, electronic system including the same, and method of operating the same | |
| CN113450245A (en) | Image processing method, device, chip and equipment | |
| CN113794849B (en) | Device and method for synchronizing image data and image acquisition system | |
| CN116208722A (en) | Synchronous analog camera based on CMOS image sensor | |
| JPH088647B2 (en) | Run-length coding method and apparatus | |
| CN102497514A (en) | Three-channel video forwarding equipment and forwarding method | |
| CN101159866A (en) | Multiple speed transmission digital video data method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |