CN110399323B - High-speed information channel based on SRIO - Google Patents

High-speed information channel based on SRIO Download PDF

Info

Publication number
CN110399323B
CN110399323B CN201910701287.3A CN201910701287A CN110399323B CN 110399323 B CN110399323 B CN 110399323B CN 201910701287 A CN201910701287 A CN 201910701287A CN 110399323 B CN110399323 B CN 110399323B
Authority
CN
China
Prior art keywords
data
module
srio
request configuration
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910701287.3A
Other languages
Chinese (zh)
Other versions
CN110399323A (en
Inventor
崔秀海
梁军
张博
马云彤
彭宇
彭喜元
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harbin Institute of Technology
Original Assignee
Harbin Institute of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harbin Institute of Technology filed Critical Harbin Institute of Technology
Priority to CN201910701287.3A priority Critical patent/CN110399323B/en
Publication of CN110399323A publication Critical patent/CN110399323A/en
Application granted granted Critical
Publication of CN110399323B publication Critical patent/CN110399323B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/17Interprocessor communication using an input/output type connection, e.g. channel, I/O port
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0002Serial port, e.g. RS232C

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)

Abstract

A high-speed information channel based on SRIO relates to the field of monitoring of satellite on-orbit healthy operation. The problems that the structure of a high-speed information channel is complex and the transmission rate is low by adopting a CPU + FPGA architecture are solved. The system comprises an information processing unit board card and a data storage unit board card; when the high-speed information channel is in a data storage working mode, the information processing unit board card is used for generating a write request configuration parameter, converting the write request configuration parameter and data to be stored extracted according to the write request configuration parameter into a data packet of an SRIO protocol, and storing the data packet of the SRIO protocol to the data storage unit board card; when the high-speed information channel is in a data reading working mode, the information processing unit board card is used for generating a reading request configuration parameter and reading a data packet converted into an SRIO protocol from a corresponding position of the data storage unit board card according to the reading request configuration parameter. The invention is mainly applied to the satellite on-orbit testing system.

Description

High-speed information channel based on SRIO
Technical Field
The invention relates to the field of monitoring on-orbit healthy operation of satellites.
Background
The small satellite works in a space environment for a long time, and various space environment factors such as high-energy charged particles, the earth magnetic field, solar electromagnetic radiation and the like have influence on the health condition of the small satellite in on-orbit operation. Therefore, when the satellite operates in the orbit, the satellite in-orbit test system needs to perform in-orbit test on the satellite, and the in-orbit operation state of the satellite needs to be monitored so as to perform management control on the satellite.
The information processing unit and the data storage unit are indispensable components of the satellite on-orbit testing system, and form a high-speed information channel, and the information processing unit needs to perform fault diagnosis and related calculation of system health management on the acquired data; the data storage unit needs to construct a large-capacity storage space to store the original data and the diagnosis result.
As satellite systems have increased in computing power and design complexity, higher and higher communication rates between units within the system are required, and it is desirable to minimize the amount of software resources and time required to process the system during data transmission to perform other tasks. Therefore, in the satellite in-orbit testing system, the high-speed information channel constructed by the information processing unit and the data storage unit realizes the high-speed access of data among the units and ensures that the monitored data is processed in real time when the satellite operates in orbit.
In the design of some satellite systems, the information processing unit board card and the data storage unit board card are both realized based on a CPU + FPGA architecture, data communication is realized between the CPU and the FPGA on each board card by adopting a CPCI bus and a SpaceWire bus, and the transmission rates of the CPCI bus and the SapceWire bus are slow, so that the transmission rate on each unit board card is low, and finally, the transmission rate of a high-speed information channel formed by the information processing unit board card and the data storage unit board card is low. On the other hand, the architecture of the CPU + FPGA on each unit board also causes the problem that the board structure is responsible for and the system power is high, and if heat cannot be dissipated in time in the vacuum environment of satellite operation, potential hidden dangers may be caused to the on-orbit operation of the satellite. Therefore, the above problems need to be solved.
Disclosure of Invention
The invention provides a high-speed information channel based on SRIO (serial peripheral input/output) in order to solve the problems of complex structure and low transmission rate of the high-speed information channel realized by adopting a CPU + FPGA (field programmable gate array) architecture.
A high-speed information channel based on SRIO comprises an information processing unit board card and a data storage unit board card, wherein data interaction is carried out between the information processing unit board card and the data storage unit board card;
the high-speed information channel comprises two working modes according to the data transmission direction, which are respectively as follows: a data storage working mode and a data reading working mode;
when the high-speed information channel is in a data storage working mode, the information processing unit board card is used for generating a write request configuration parameter, converting the write request configuration parameter and data to be stored extracted according to the write request configuration parameter into a data packet of an SRIO protocol, and storing the data packet of the SRIO protocol to the data storage unit board card;
when the high-speed information channel is in a data reading working mode, the information processing unit board card is used for generating a reading request configuration parameter and reading a data packet converted into an SRIO protocol from a corresponding position of the data storage unit board card according to the reading request configuration parameter.
Preferably, the information processing unit board card comprises a DDR memory module, a No. 1 main control unit and a No. 1 inter-board connector, wherein the No. 1 main control unit comprises a processing module, a DMA module, a No. 1 FIFO cache module, a No. 2 FIFO cache module and an SRIO initiating terminal module;
the data storage unit board card comprises a No. 2 inter-board connector, a No. 2 main control unit and a plurality of FLASH modules, wherein the No. 2 main control unit comprises an SRIO target end module, a No. 3 FIFO cache module, a No. 4 FIFO cache module and a FLASH read-write control module;
when the high-speed information channel is in a data storage working mode, the information processing unit board card is used for generating a write request configuration parameter, converting the write request configuration parameter and data to be stored extracted according to the write request configuration parameter into a data packet of an SRIO protocol, and the specific process of storing the data packet of the SRIO protocol to the data storage unit board card is as follows:
the processing module is used for configuring the data size, the storage address and the write request transaction of the data to be stored, sending the obtained write request configuration parameters to the SRIO initiating terminal module, reading the data to be stored from the DDR memory module according to the write request configuration parameters, and caching the read data into the FIFO cache module No. 1 through the DMA module;
the SRIO initiating terminal module reads data from the number 1 FIFO cache module according to the received write request configuration parameters, converts the received write request configuration parameters and the read data into data packets of an SRIO protocol, and sends the data packets to the SRIO target terminal module through the number 1 inter-board connector and the number 2 inter-board connector in sequence;
the method comprises the steps that an SRIO target end module decodes a received data packet of an SRIO protocol to obtain write request configuration parameters and data information, the write request configuration parameters are sent to an FLASH read-write control module, the data information is cached to a number 3 FIFO cache module, the FLASH read-write control module reads data from the number 3 FIFO cache module according to the received write request configuration parameters, and the read data is stored into a corresponding FLASH module according to the write request configuration parameters, so that the data storage work of a high-speed information channel is completed;
when the high-speed information channel is in a data reading working mode, the specific process that the information processing unit board card is used for generating a reading request configuration parameter and reading a data packet converted into an SRIO protocol from a corresponding position of the data storage unit board card according to the reading request configuration parameter is as follows:
the processing module is used for configuring the data size, the reading address and the reading request transaction of data to be read, and sending the obtained reading request configuration parameters to the SRIO initiating terminal module, and the SRIO initiating terminal module converts the received reading request configuration parameters into a data packet of an SRIO protocol and then sends the data packet to the SRIO target terminal module through the No. 1 inter-board connector and the No. 2 inter-board connector in sequence;
the SRIO target end module decodes the received data packet of the SRIO protocol to obtain a read request configuration parameter and sends the read request configuration parameter to the FLASH read-write control module;
the FLASH read-write control module reads data from a corresponding FLASH module according to the received read request configuration parameters, the read data is cached into the number 4 FIFO cache module, the SRIO target end module reads the data from the number 4 FIFO cache module according to the read request configuration parameters, the read data is converted into a data packet of an SRIO protocol, and the data packet is sent to the SRIO initiating end module through the number 2 inter-board connector and the number 1 inter-board connector in sequence;
the SRIO initiating end module decodes the received data packet of the SRIO protocol and caches the decoded data into the FIFO buffer module No. 2 according to the read request configuration parameters;
and the processing module reads data from the FIFO cache module No. 2 through the DMA module according to the read request configuration parameters and stores the read data into the DDR memory module, so that the data reading work of the high-speed information channel is completed.
Preferably, the SRIO initiating terminal module includes an initiating terminal control module and an SRIO protocol conversion module No. 1;
when the high-speed information channel is in a data storage working mode, the initiating end control module is used for reading data from the number 1 FIFO cache module according to the write request configuration parameters provided by the processing module, packaging the read data and the write request configuration parameters and then sending the packaged data to the number 1 SRIO protocol conversion module, and the number 1 SRIO protocol conversion module converts the packaged data into a data packet of an SRIO protocol and sends the data packet to the SRIO target end module sequentially through the number 1 inter-board connector and the number 2 inter-board connector;
when the high-speed information channel is in a data reading working mode, the initiating terminal control module is used for packaging the reading request configuration parameters provided by the processing module and then sending the packaged data to the SRIO protocol conversion module No. 1, and the SRIO protocol conversion module No. 1 converts the packaged data into a data packet of the SRIO protocol and sends the data packet to the SRIO target terminal module through the inter-board connector No. 1 and the inter-board connector No. 2 in sequence;
when the high-speed information channel is in a data reading working mode, the SRIO protocol conversion module No. 1 is further used for receiving a data packet of the SRIO protocol sent from the SRIO target end module sequentially through the inter-board connector No. 2 and the inter-board connector No. 1, decoding the data packet of the SRIO protocol, sending the decoded data to the initiating end control module, and caching the decoded data into the FIFO cache module No. 2 by the initiating end control module according to the read request configuration parameters.
Preferably, the SRIO target end module includes a target end control module and an SRIO protocol conversion module No. 2;
when the high-speed information channel is in a data storage working mode, the SRIO protocol conversion module No. 2 receives a data packet of an SRIO protocol sent by the SRIO initiating end module through the inter-board connector No. 2 and the inter-board connector No. 1 in sequence, decodes the received data packet of the SRIO protocol to obtain a write request configuration parameter and data information, and sends the write request configuration parameter and the data information to the target end control module, the target end control module caches the received data information into the FIFO cache module No. 3 according to the write request configuration parameter, and meanwhile, the target end control module also sends the write request configuration parameter to the FLASH read-write control module;
when the high-speed information channel is in a data reading working mode, the SRIO protocol conversion module No. 2 receives a data packet of an SRIO protocol sent by the SRIO initiating terminal module through the inter-board connector No. 2 and the inter-board connector No. 1 in sequence, decodes the received data packet of the SRIO protocol to obtain a reading request configuration parameter, and sends the reading request configuration parameter to the FLASH read-write control module through the target terminal control module;
when the high-speed information channel is in a data reading working mode, the target end control module is further used for reading data from the No. 4 FIFO cache module according to the read request configuration parameters, packaging the read data and then sending the packaged data to the No. 2 SRIO protocol conversion module, and the No. 2 SRIO protocol conversion module is further used for converting the packaged data into a data packet of the SRIO protocol and sending the data packet to the SRIO initiating end module sequentially through the No. 2 inter-board connector and the No. 1 inter-board connector.
Preferably, the No. 2 inter-board connector and the No. 1 inter-board connector are
Figure BDA0002150866340000041
0.8mm type connector.
The invention has the advantages that,
firstly, the high-speed information channel based on the SRIO provided by the invention is formed by two independent board cards: the information processing unit board card and the data storage unit board card are realized, and the structure is simple.
Secondly, information communication between the information processing unit board card and the data storage unit board card is designed based on a serial Rapid IO (Rapid error operating input) and SRIO protocol, and the SRIO protocol has the advantages of high packing efficiency, less software resource occupation and the like and has higher data transmission rate, so that the data to be transmitted are packed into data packets of the SRIO protocol by the information processing unit board card and the data storage unit board card, the data processing speed on each board card is high, and the data transmission rate between the board cards is high;
thirdly, the data storage unit board cards exist independently, so that the expansion of the storage space can be realized by increasing the number of the data storage unit board cards, and the expansion and the cutting of the storage space are realized.
Drawings
FIG. 1 is a schematic diagram of a high-speed information channel based on SRIO according to the present invention;
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that the embodiments and features of the embodiments may be combined with each other without conflict.
The invention is further described with reference to the following drawings and specific examples, which are not intended to be limiting.
Referring to fig. 1, the present embodiment is described, and the high-speed information channel based on SRIO in the present embodiment includes an information processing unit board 100 and a data storage unit board 200, and data interaction is performed between the two;
the high-speed information channel comprises two working modes according to the data transmission direction, which are respectively as follows: a data storage working mode and a data reading working mode;
when the high-speed information channel is in the data storage working mode, the information processing unit board 100 is configured to generate a write request configuration parameter, convert the write request configuration parameter and data to be stored extracted according to the write request configuration parameter into a data packet of an SRIO protocol, and store the data packet of the SRIO protocol to the data storage unit board 200;
when the high-speed information channel is in the data reading mode, the information processing unit board 100 is configured to generate a read request configuration parameter, and read a data packet converted into the SRIO protocol from a corresponding location of the data storage unit board 200 according to the read request configuration parameter.
The invention provides a high-speed information channel based on SRIO (Serial Rapid IO), wherein the information channel between an information processing unit board card 100 and a data storage unit board card 200 is designed based on a Serial Rapid IO (SRIO) protocol, the SRIO protocol has the advantages of high packaging efficiency, small software resource occupation and the like, and has higher data transmission rate, and the data storage unit board cards 200 exist independently, so that the expansion of a storage space can be realized by increasing the number of the data storage unit board cards 200, and the expansion and the cutting of the storage space are realized.
When the original data and the processed result obtained from the house keeping computer and the bus need to be stored, the information processing unit board 100 is responsible for sending instructions (configuration parameters) and data to the data storage unit board 200 for storage; when the information processing unit board 100 needs to read data from the data storage unit board 200 for processing, the information processing unit board 100 sends a corresponding instruction (configuration parameter) to the data storage unit board 200 and reads the data in the data storage unit board 200, and the data storage unit board 200 needs to analyze and interpret the information sent by the information processing unit board 100 to realize corresponding storage and reading functions.
Referring to fig. 1, the present preferred embodiment is described, in which,
the information processing unit board card 100 includes a DDR memory module 110, a number 1 main control unit 120, and a number 1 inter-board connector 130, where the number 1 main control unit 120 includes a processing module 121, a DMA module 122, a number 1 FIFO buffer module 123, a number 2 FIFO buffer module 124, and an SRIO initiator module 125;
the data storage unit board card 200 comprises a number 2 inter-board connector 210, a number 2 main control unit 220 and a plurality of FLASH modules 230, wherein the number 2 main control unit 220 comprises an SRIO target end module 221, a number 3 FIFO buffer module 222, a number 4 FIFO buffer module 223 and a FLASH read-write control module 224;
when the high-speed information channel is in the data storage working mode, the specific process of the information processing unit board 100 for generating the write request configuration parameter, converting the write request configuration parameter and the data to be stored extracted according to the write request configuration parameter into the data packet of the SRIO protocol, and storing the data packet of the SRIO protocol to the data storage unit board 200 is as follows:
the processing module 121 is configured to configure the data size, the storage address, and the write request transaction of the data to be stored, send the obtained write request configuration parameter to the SRIO initiator module 125, and read the data to be stored from the DDR memory module 110 according to the write request configuration parameter, and cache the read data in the FIFO buffer module No. 1 123 through the DMA module 122;
the SRIO initiator module 125 reads data from the FIFO buffer module 123 No. 1 according to the received write request configuration parameters, converts the received write request configuration parameters and the read data into data packets of an SRIO protocol, and sends the data packets to the SRIO target module 221 sequentially through the inter-board connector No. 1 130 and the inter-board connector No. 2;
the SRIO target module 221 decodes the received data packet of the SRIO protocol to obtain a write request configuration parameter and data information, and sends the write request configuration parameter to the FLASH read-write control module 224, where the data information is cached in the FIFO buffer module No. 3 222, and the FLASH read-write control module 224 reads data from the FIFO buffer module No. 3 according to the received write request configuration parameter, and stores the read data into the corresponding FLASH module 230 according to the write request configuration parameter, thereby completing the data storage work of the high-speed information channel;
when the high-speed information channel is in the data reading mode, the specific process that the information processing unit board 100 is configured to generate the read request configuration parameter, and read the data packet converted into the SRIO protocol from the corresponding location of the data storage unit board 200 according to the read request configuration parameter is as follows:
the processing module 121 is configured to configure the data size, the read address, and the read request transaction of the data to be read, and send the obtained read request configuration parameter to the SRIO initiator module 125, where the SRIO initiator module 125 converts the received read request configuration parameter into a data packet of an SRIO protocol, and then sends the data packet to the SRIO target module 221 through the number 1 inter-board connector 130 and the number 2 inter-board connector 210 in sequence;
the SRIO target module 221 decodes the received data packet of the SRIO protocol to obtain a read request configuration parameter, and sends the read request configuration parameter to the FLASH read-write control module 224;
the FLASH read-write control module 224 reads data from the corresponding FLASH module 230 according to the received read request configuration parameters, and caches the read data into the number 4 FIFO cache module 223, and the SRIO target module 221 reads data from the number 4 FIFO cache module 223 according to the read request configuration parameters, and converts the read data into a data packet of an SRIO protocol, and transmits the data packet to the SRIO initiator module 125 sequentially through the number 2 inter-board connector 210 and the number 1 inter-board connector 130;
the SRIO initiating module 125 decodes the received data packet of the SRIO protocol, and caches the decoded data in the number 2 FIFO buffer module 124 according to the read request configuration parameters;
the processing module 121 reads data from the FIFO buffer module No. 2 124 through the DMA module 122 according to the read request configuration parameters, and stores the read data in the DDR memory module 110, thereby completing the data reading operation of the high-speed information channel.
In the preferred embodiment, specific structures of the information processing unit board card 100 and the data storage unit board card 200 are given, and the two board cards have simple structures and are convenient to implement. In specific application, because the data storage unit board cards 200 are designed independently and a connector stack connection mode is adopted between the boards, the storage space of the system can be increased by increasing the number of the data storage unit board cards 200 and increasing the number of the FLASH modules 230 on the data storage unit board cards 200, and the expansion and cutting of the storage space are realized.
In the preferred embodiment, when the high-speed information channel is in the data storage operating mode, the data packet converted into the SRIO protocol by the SRIO initiating terminal module 125 includes a write request configuration parameter and data to be stored, where the write request configuration parameter includes a data size of the data to be stored, a storage address, and a write request transaction, and the storage address of the data to be stored can be accurately found according to the storage address.
When the high-speed information channel is in a data reading working mode, the data packet converted into the SRIO protocol by the SRIO initiating terminal module 125 only includes read request configuration parameters, and the read request configuration parameters include the data size of data to be read, a read address and a read request transaction;
when the high-speed information channel is in the data reading working mode, the SRIO target module 221 decodes the received data packet of the SRIO protocol to obtain the read request configuration parameter, where the read request configuration parameter includes the data size of the data to be read, the read address and the read request transaction, and the address of the data to be read can be accurately found according to the read address.
When the high-speed information channel is in the data reading working mode, the SRIO target module 221 converts the read data into a data packet of the SRIO protocol, and at this time, the data packet of the SRIO protocol only includes the data read from the corresponding FLASH module 230.
English of FLASH is called FLASH memory, and Chinese is translated into FLASH memory;
FIFO is called First Input First Output in English, and Chinese is translated as: a first-in first-out queue;
DMA is called Direct Memory Access in English, and Chinese is translated as: direct memory access;
referring to fig. 1 to explain the preferred embodiment, in the preferred embodiment, the SRIO initiator module 125 includes an initiator control module 125-1 and an SRIO protocol translation module No. 1 125-2;
when the high-speed information channel is in the data storage working mode, the initiating-end control module 125-1 is configured to read data from the FIFO buffer module 123 No. 1 according to the write request configuration parameters provided by the processing module 121, package the read data and the write request configuration parameters, and send the package to the SRIO protocol conversion module No. 1 125-2, where the SRIO protocol conversion module No. 1 125-2 converts the packaged data into a data packet of an SRIO protocol, and sends the data packet to the SRIO target-end module 221 sequentially through the inter-board connector No. 1 130 and the inter-board connector No. 2 210;
when the high-speed information channel is in the data reading working mode, the initiating-end control module 125-1 is configured to package the read request configuration parameters provided by the processing module 121 and then send the packaged data to the SRIO protocol conversion module No. 1 125-2, where the SRIO protocol conversion module No. 1 125-2 converts the packaged data into a data packet of the SRIO protocol, and sends the data packet to the SRIO target-end module 221 sequentially through the inter-board connector No. 1 130 and the inter-board connector No. 2 210;
when the high-speed information channel is in the data reading working mode, the SRIO protocol conversion module 125-2 is further configured to receive, sequentially through the inter-board connector 210 No. 2 and the inter-board connector 130 No. 1, a data packet of the SRIO protocol sent from the SRIO target end module 221, decode the data packet of the SRIO protocol, send the decoded data to the originating end control module 125-1, and the originating end control module 125-1 caches the decoded data in the FIFO buffer module No. 2 according to the read request configuration parameters.
Referring to fig. 1 to explain the preferred embodiment, in the preferred embodiment, the SRIO target module 221 includes a target control module 221-1 and an SRIO protocol conversion module No. 2 221-2;
when the high-speed information channel is in a data storage working mode, the SRIO protocol conversion module 221-2 receives a data packet of the SRIO protocol sent by the SRIO initiator module 125 sequentially through the inter-board connector 210 No. 2 and the inter-board connector 130 No. 1, decodes the received data packet of the SRIO protocol to obtain a write request configuration parameter and data information, and sends the write request configuration parameter and data information to the target control module 221-1, the target control module 221-1 caches the received data information to the FIFO buffer module No. 3 according to the write request configuration parameter, and meanwhile, the target control module 221-1 also sends the write request configuration parameter to the FLASH read-write control module 224;
when the high-speed information channel is in a data reading working mode, the SRIO protocol conversion module 221-2 receives the SRIO protocol data packet sent by the SRIO initiator module 125 sequentially through the inter-board connector 210 No. 2 and the inter-board connector 130 No. 1, decodes the received SRIO protocol data packet, obtains a read request configuration parameter, and sends the read request configuration parameter to the FLASH read-write control module 224 through the target control module 221-1;
when the high-speed information channel is in the data reading working mode, the target control module 221-1 is further configured to read data from the FIFO buffer module No. 4 according to the read request configuration parameters, and package the read data and send the packaged data to the SRIO protocol conversion module No. 2 221-2, and the SRIO protocol conversion module No. 2 is further configured to convert the packaged data into a data packet of the SRIO protocol and send the data packet to the SRIO initiator module 125 sequentially through the inter-board connector No. 2 210 and the inter-board connector No. 1 130.
Referring to fig. 1, the preferred embodiment is described, in which the number 2 inter-board connector 210 and the number 1 inter-board connector 130 are
Figure BDA0002150866340000091
0.8mm type connector.
In the preferred embodiment, the connector occupies a small volume, and the supported transmission rate can reach 12Gb/s at most. And the transmission of power supply and the transmission of high-speed information transmission channel data are realized between any two boards through connectors.
Although the invention herein has been described with reference to particular embodiments, it is to be understood that these embodiments are merely illustrative of the principles and applications of the present invention. It is therefore to be understood that numerous modifications may be made to the illustrative embodiments and that other arrangements may be devised without departing from the spirit and scope of the present invention as defined by the appended claims. It should be understood that features described in different dependent claims and herein may be combined in ways different from those described in the original claims. It is also to be understood that features described in connection with individual embodiments may be used in other described embodiments.

Claims (4)

1. A high-speed information channel based on SRIO comprises an information processing unit board card (100) and a data storage unit board card (200), wherein data interaction is carried out between the information processing unit board card and the data storage unit board card;
the high-speed information channel comprises two working modes according to the data transmission direction, which are respectively as follows: a data storage working mode and a data reading working mode;
when the high-speed information channel is in a data storage working mode, the information processing unit board card (100) is used for generating a write request configuration parameter, converting the write request configuration parameter and data to be stored extracted according to the write request configuration parameter into a data packet of an SRIO protocol, and storing the data packet of the SRIO protocol into the data storage unit board card (200);
when the high-speed information channel is in a data reading working mode, the information processing unit board card (100) is used for generating a reading request configuration parameter and reading a data packet converted into an SRIO protocol from a corresponding position of the data storage unit board card (200) according to the reading request configuration parameter;
it is characterized in that the preparation method is characterized in that,
the information processing unit board card (100) comprises a DDR memory module (110), a No. 1 main control unit (120) and a No. 1 inter-board connector (130), wherein the No. 1 main control unit (120) comprises a processing module (121), a DMA module (122), a No. 1 FIFO cache module (123), a No. 2 FIFO cache module (124) and an SRIO initiating terminal module (125);
the data storage unit board card (200) comprises a No. 2 inter-board connector (210), a No. 2 main control unit (220) and a plurality of FLASH modules (230), wherein the No. 2 main control unit (220) comprises an SRIO target end module (221), a No. 3 FIFO cache module (222), a No. 4 FIFO cache module (223) and a FLASH read-write control module (224);
when the high-speed information channel is in a data storage working mode, the information processing unit board card (100) is used for generating a write request configuration parameter, converting the write request configuration parameter and data to be stored extracted according to the write request configuration parameter into a data packet of an SRIO protocol, and storing the data packet of the SRIO protocol into the data storage unit board card (200) by the specific process that:
the processing module (121) is used for configuring the data size, the storage address and the write request transaction of the data to be stored, sending the obtained write request configuration parameters to the SRIO initiating terminal module (125), reading the data to be stored from the DDR memory module (110) according to the write request configuration parameters, and caching the read data into the FIFO cache module No. 1 (123) through the DMA module (122);
the SRIO initiating terminal module (125) reads data from the FIFO cache module (123) No. 1 according to the received write request configuration parameters, converts the received write request configuration parameters and the read data into data packets of an SRIO protocol, and then sequentially sends the data packets to the SRIO target terminal module (221) through the inter-board connector No. 1 (130) and the inter-board connector No. 2 (210);
the method comprises the following steps that an SRIO target end module (221) decodes a received data packet of an SRIO protocol to obtain write request configuration parameters and data information, the write request configuration parameters are sent to a FLASH read-write control module (224), the data information is cached in a number 3 FIFO cache module (222), the FLASH read-write control module (224) reads data from the number 3 FIFO cache module (222) according to the received write request configuration parameters, and the read data is stored in a corresponding FLASH module (230) according to the write request configuration parameters, so that the data storage work of a high-speed information channel is completed;
when the high-speed information channel is in a data reading working mode, the specific process that the information processing unit board card (100) is used for generating a reading request configuration parameter and reading a data packet converted into an SRIO protocol from a corresponding position of the data storage unit board card (200) according to the reading request configuration parameter is as follows:
the processing module (121) is configured to configure the data size, the read address, and the read request transaction of the data to be read, and send the obtained read request configuration parameters to the SRIO initiator module (125), and the SRIO initiator module (125) converts the received read request configuration parameters into a data packet of the SRIO protocol, and then sends the data packet to the SRIO target module (221) sequentially through the inter-board connector No. 1 (130) and the inter-board connector No. 2 (210);
the SRIO target end module (221) decodes the received data packet of the SRIO protocol to obtain a read request configuration parameter, and sends the read request configuration parameter to the FLASH read-write control module (224);
a FLASH read-write control module (224) reads data from a corresponding FLASH module (230) according to received read request configuration parameters, the read data is cached into a number 4 FIFO cache module (223), an SRIO target end module (221) reads the data from the number 4 FIFO cache module (223) according to the read request configuration parameters, the read data is converted into a data packet of an SRIO protocol, and the data packet is sent to an SRIO initiating end module (125) through a number 2 inter-board connector (210) and a number 1 inter-board connector (130) in sequence;
the SRIO initiating end module (125) decodes the received data packet of the SRIO protocol, and caches the decoded data into the number 2 FIFO cache module (124) according to the read request configuration parameters;
the processing module (121) reads data from the FIFO cache module No. 2 (124) through the DMA module (122) according to the read request configuration parameters, and stores the read data into the DDR memory module (110), thereby completing the data reading work of the high-speed information channel.
2. The SRIO-based high-speed information channel according to claim 1, wherein the SRIO initiating terminal module (125) comprises an initiating terminal control module (125-1) and an SRIO protocol conversion module No. 1 (125-2);
when the high-speed information channel is in a data storage working mode, an initiating end control module (125-1) is used for reading data from the FIFO cache module (123) No. 1 according to the write request configuration parameters provided by the processing module (121), packaging the read data and the write request configuration parameters, and sending the packaged data and the read data to the SRIO protocol conversion module No. 1 (125-2), wherein the SRIO protocol conversion module No. 1 (125-2) converts the packaged data into a data packet of an SRIO protocol and sends the data packet to the SRIO target end module (221) through the inter-board connector No. 1 (130) and the inter-board connector No. 2 (210) in sequence;
when the high-speed information channel is in a data reading working mode, the initiating terminal control module (125-1) is used for packing the read request configuration parameters provided by the processing module (121) and then sending the packed data to the SRIO protocol conversion module (125-2) No. 1, the SRIO protocol conversion module (125-2) No. 1 converts the packed data into data packets of the SRIO protocol, and the data packets are sent to the SRIO target terminal module (221) through the inter-board connector (130) No. 1 and the inter-board connector (210) No. 2 in sequence;
when the high-speed information channel is in a data reading working mode, the SRIO protocol conversion module No. 1 (125-2) is further used for receiving a data packet of the SRIO protocol sent from the SRIO target end module (221) sequentially through the inter-board connector No. 2 (210) and the inter-board connector No. 1 (130), decoding the data packet of the SRIO protocol, sending the decoded data to the initiating end control module (125-1), and caching the decoded data into the FIFO cache module No. 2 (124) by the initiating end control module (125-1) according to the read request configuration parameters.
3. The SRIO-based high-speed information channel according to claim 1, wherein the SRIO target module (221) comprises a target control module (221-1) and an SRIO protocol conversion module No. 2 (221-2);
when the high-speed information channel is in a data storage working mode, the SRIO protocol conversion module No. 2 (221-2) receives a data packet of an SRIO protocol sent by the SRIO initiating end module (125) through the connector No. 2 between boards (210) and the connector No. 1 between boards (130) in sequence, decodes the received data packet of the SRIO protocol to obtain write request configuration parameters and data information, and sends the write request configuration parameters and the data information to the target end control module (221-1), the target end control module (221-1) caches the received data information into the FIFO cache module No. 3 (222) according to the write request configuration parameters, and meanwhile, the target end control module (221-1) also sends the write request configuration parameters to the FLASH read-write control module (224);
when the high-speed information channel is in a data reading working mode, the SRIO protocol conversion module No. 2 (221-2) receives a data packet of the SRIO protocol sent by the SRIO initiating end module (125) through the connector No. 2 between boards (210) and the connector No. 1 between boards (130) in sequence, decodes the received data packet of the SRIO protocol, obtains a read request configuration parameter, and sends the read request configuration parameter to the FLASH read-write control module (224) through the target end control module (221-1);
when the high-speed information channel is in a data reading working mode, the target end control module (221-1) is further used for reading data from the FIFO cache module (223) No. 4 according to the read request configuration parameters, packaging the read data and then sending the packaged data to the SRIO protocol conversion module No. 2 (221-2), and the SRIO protocol conversion module No. 2 (221-2) is further used for converting the packaged data into data packets of the SRIO protocol and sending the data packets to the SRIO initiating end module (125) through the inter-board connector No. 2 (210) and the inter-board connector No. 1 (130) in sequence.
4. The SRIO-based high speed information channel as recited in claim 1, wherein the number 2 board connectors (210) and the number 1 board connectors (130) are
Figure FDA0002566858620000031
0.8mm type connector.
CN201910701287.3A 2019-07-31 2019-07-31 High-speed information channel based on SRIO Active CN110399323B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910701287.3A CN110399323B (en) 2019-07-31 2019-07-31 High-speed information channel based on SRIO

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910701287.3A CN110399323B (en) 2019-07-31 2019-07-31 High-speed information channel based on SRIO

Publications (2)

Publication Number Publication Date
CN110399323A CN110399323A (en) 2019-11-01
CN110399323B true CN110399323B (en) 2020-10-02

Family

ID=68326821

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910701287.3A Active CN110399323B (en) 2019-07-31 2019-07-31 High-speed information channel based on SRIO

Country Status (1)

Country Link
CN (1) CN110399323B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111413561A (en) * 2020-03-24 2020-07-14 哈尔滨工业大学 Power supply ripple simulation system with state monitoring function
CN114268676B (en) * 2021-11-29 2023-04-25 北京中科晶上科技股份有限公司 SRIO-based framing device and satellite communication system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101527662A (en) * 2009-04-09 2009-09-09 中兴通讯股份有限公司 Method for optimizing high-speed channel and device thereof
CN206876863U (en) * 2017-06-08 2018-01-12 山东超越数控电子股份有限公司 A kind of configurable high-speed record board
CN109298403A (en) * 2018-11-29 2019-02-01 中国电子科技集团公司第二十七研究所 A kind of igh-speed wire-rod production line and beam control device and method

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004310547A (en) * 2003-04-08 2004-11-04 Matsushita Electric Ind Co Ltd Information processor, memory, information processing method and program
CN106909525B (en) * 2017-01-13 2019-07-12 电子科技大学 A kind of control Switching Module based on VPX bus
US10628340B2 (en) * 2018-01-18 2020-04-21 Nxp Usa, Inc. Method for reordering out of order responses from decomposed requests in bridge IP
CN108563607A (en) * 2018-04-13 2018-09-21 成都赫尔墨斯科技股份有限公司 A kind of device and method for improving communication and processing speed in avionics system
CN209118265U (en) * 2018-12-27 2019-07-16 中科院计算技术研究所南京移动通信与计算创新研究院 A kind of high speed magnanimity Flash memory module based on VPX

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101527662A (en) * 2009-04-09 2009-09-09 中兴通讯股份有限公司 Method for optimizing high-speed channel and device thereof
CN206876863U (en) * 2017-06-08 2018-01-12 山东超越数控电子股份有限公司 A kind of configurable high-speed record board
CN109298403A (en) * 2018-11-29 2019-02-01 中国电子科技集团公司第二十七研究所 A kind of igh-speed wire-rod production line and beam control device and method

Also Published As

Publication number Publication date
CN110399323A (en) 2019-11-01

Similar Documents

Publication Publication Date Title
US6615282B1 (en) Adaptive messaging
RU2417412C2 (en) Standard analogue interface for multi-core processors
CN110399323B (en) High-speed information channel based on SRIO
EP3827356A1 (en) Unified address space for multiple hardware accelerators using dedicated low latency links
CN114168520B (en) Optical fiber communication bus device, equipment and system
US7469309B1 (en) Peer-to-peer data transfer method and apparatus with request limits
CN104598405A (en) Expansion chip and expandable chip system and control method
Borga et al. The C-RORC PCIe card and its application in the ALICE and ATLAS experiments
CN111262917A (en) Remote data moving device and method based on FPGA cloud platform
CN112988647A (en) TileLink bus-to-AXI 4 bus conversion system and method
CN104991883A (en) Sending and receiving apparatuses with chip interconnection and sending and receiving method and system
CN112463655B (en) Data storage and reading method of high-speed data acquisition and storage system
CN104317747A (en) Data caching and sending device and method of network receiver
GB2377138A (en) Ring Bus Structure For System On Chip Integrated Circuits
CN101777037B (en) Method and system for searching data transmission in engine real-time system
CN116737624B (en) High-performance data access device
US20190311517A1 (en) Data processing system including an expanded memory card
CN109358820B (en) Data access method and device, electronic equipment and computer readable storage medium
CN115237829A (en) Apparatus, method and storage medium for processing data
CN107249008B (en) Channel interconnection device and method for remote data direct access
CN113420860A (en) Memory smart card, device, network, method and computer storage medium
US9465691B2 (en) Read request processing apparatus
Guha et al. Design and implementation of open-source SATA III core for Stratix V FPGAs
CN113472964B (en) Image processing device and system
Bo et al. Design of high-speed information channel for satellite test based on serial Rapid I/O

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant