CN109920774A - 用于半导体封装的多层基底 - Google Patents
用于半导体封装的多层基底 Download PDFInfo
- Publication number
- CN109920774A CN109920774A CN201910184669.3A CN201910184669A CN109920774A CN 109920774 A CN109920774 A CN 109920774A CN 201910184669 A CN201910184669 A CN 201910184669A CN 109920774 A CN109920774 A CN 109920774A
- Authority
- CN
- China
- Prior art keywords
- layer
- conductive traces
- insulator
- interconnection
- semiconductor base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 56
- 239000004065 semiconductor Substances 0.000 title claims abstract description 35
- 239000010410 layer Substances 0.000 claims abstract description 288
- 239000012790 adhesive layer Substances 0.000 claims abstract description 14
- 239000011347 resin Substances 0.000 claims abstract description 13
- 229920005989 resin Polymers 0.000 claims abstract description 13
- 238000009825 accumulation Methods 0.000 claims abstract description 9
- 239000004020 conductor Substances 0.000 claims description 69
- 239000012212 insulator Substances 0.000 claims description 65
- 238000000034 method Methods 0.000 claims description 27
- 238000000465 moulding Methods 0.000 claims description 25
- 150000001875 compounds Chemical class 0.000 claims description 20
- 238000004519 manufacturing process Methods 0.000 claims description 16
- 239000000945 filler Substances 0.000 claims description 15
- 238000000227 grinding Methods 0.000 claims description 13
- 239000000463 material Substances 0.000 claims description 11
- 238000005538 encapsulation Methods 0.000 claims description 9
- 230000035508 accumulation Effects 0.000 claims description 7
- 238000000151 deposition Methods 0.000 claims description 5
- 239000004642 Polyimide Substances 0.000 claims description 4
- 229920001721 polyimide Polymers 0.000 claims description 4
- 230000008021 deposition Effects 0.000 claims description 3
- 238000004806 packaging method and process Methods 0.000 claims description 3
- 239000002131 composite material Substances 0.000 claims description 2
- 238000010276 construction Methods 0.000 claims description 2
- VDGJOQCBCPGFFD-UHFFFAOYSA-N oxygen(2-) silicon(4+) titanium(4+) Chemical compound [Si+4].[O-2].[O-2].[Ti+4] VDGJOQCBCPGFFD-UHFFFAOYSA-N 0.000 claims 1
- 230000003014 reinforcing effect Effects 0.000 abstract description 3
- 239000000206 moulding compound Substances 0.000 abstract 1
- 239000004033 plastic Substances 0.000 abstract 1
- 229920003023 plastic Polymers 0.000 abstract 1
- 229920002120 photoresistant polymer Polymers 0.000 description 12
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 8
- 229910052802 copper Inorganic materials 0.000 description 8
- 239000010949 copper Substances 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 229910000679 solder Inorganic materials 0.000 description 7
- 238000012545 processing Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 4
- 238000001259 photo etching Methods 0.000 description 4
- 239000011265 semifinished product Substances 0.000 description 4
- 229910000831 Steel Inorganic materials 0.000 description 3
- 238000009713 electroplating Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000012530 fluid Substances 0.000 description 3
- 239000011810 insulating material Substances 0.000 description 3
- 239000011159 matrix material Substances 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 239000010959 steel Substances 0.000 description 3
- HUWSZNZAROKDRZ-RRLWZMAJSA-N (3r,4r)-3-azaniumyl-5-[[(2s,3r)-1-[(2s)-2,3-dicarboxypyrrolidin-1-yl]-3-methyl-1-oxopentan-2-yl]amino]-5-oxo-4-sulfanylpentane-1-sulfonate Chemical compound OS(=O)(=O)CC[C@@H](N)[C@@H](S)C(=O)N[C@@H]([C@H](C)CC)C(=O)N1CCC(C(O)=O)[C@H]1C(O)=O HUWSZNZAROKDRZ-RRLWZMAJSA-N 0.000 description 2
- 239000000654 additive Substances 0.000 description 2
- 230000000996 additive effect Effects 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000003486 chemical etching Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005253 cladding Methods 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 239000004744 fabric Substances 0.000 description 2
- 238000003780 insertion Methods 0.000 description 2
- 230000037431 insertion Effects 0.000 description 2
- 238000009434 installation Methods 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 238000005215 recombination Methods 0.000 description 2
- 230000006798 recombination Effects 0.000 description 2
- WZZBNLYBHUDSHF-DHLKQENFSA-N 1-[(3s,4s)-4-[8-(2-chloro-4-pyrimidin-2-yloxyphenyl)-7-fluoro-2-methylimidazo[4,5-c]quinolin-1-yl]-3-fluoropiperidin-1-yl]-2-hydroxyethanone Chemical compound CC1=NC2=CN=C3C=C(F)C(C=4C(=CC(OC=5N=CC=CN=5)=CC=4)Cl)=CC3=C2N1[C@H]1CCN(C(=O)CO)C[C@@H]1F WZZBNLYBHUDSHF-DHLKQENFSA-N 0.000 description 1
- 241000790917 Dioxys <bee> Species 0.000 description 1
- 229910003978 SiClx Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- VQLYBLABXAHUDN-UHFFFAOYSA-N bis(4-fluorophenyl)-methyl-(1,2,4-triazol-1-ylmethyl)silane;methyl n-(1h-benzimidazol-2-yl)carbamate Chemical compound C1=CC=C2NC(NC(=O)OC)=NC2=C1.C=1C=C(F)C=CC=1[Si](C=1C=CC(F)=CC=1)(C)CN1C=NC=N1 VQLYBLABXAHUDN-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 230000002787 reinforcement Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000007711 solidification Methods 0.000 description 1
- 230000008023 solidification Effects 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4842—Mechanical treatment, e.g. punching, cutting, deforming, cold welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
- H01L23/295—Organic, e.g. plastic containing a filler
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Geometry (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
本发明提供半导体基底(105、105a),其包括形成在牺牲性载体(110)上的两层或多层堆积的结构层(120、220)。每个堆积的结构层包括导体迹线层(114a)和互连层(118a、218a),结构层模制在树脂模塑料内。该模塑料的顶表面被研磨,然后,由粘合层(123、124、224)沉积。然后在最外面的导体迹线层(128a、228a)形成在粘合层上且载体(110)或加强环(110b)被移去之后,可以获得多层基底(105、105a)。
Description
本申请是名称为“用于半导体封装的多层基底”、申请日为2014年10月23日、进入中国的申请号为201380021583.X、国际申请日为2013年3月26日、国际申请号为PCT/SG2013/000119的分案申请。
技术领域
本发明涉及用于半导体封装的多层基底以及制造此类基底的方法。
背景技术
传统的半导体芯片安装在引线框架上。这些引线框架通常这样形成:用光阻材料层涂敷铜基底,使用掩模暴露出光阻材料层上的图案,积极或消极地除去光阻材料层,然后蚀刻掉铜以给出刻有图案的引线框架。然而,此类通过蚀刻形成的带有图案的引线框架不适合与需要比传统引线框架更细且更紧密的导电迹线的芯片一起使用。蚀刻过程固有地会造成底切,对于高产量的制造来说,由此形成的细导电迹线可能具有可靠性问题。
授予新加坡先进封装私人有限公司(Advanpack Solutions)的美国专利第7,795,071号描述了形成用于半导体封装的单层带图案基底的方法。一组带图案的导体布局形成在钢载体上,将绝缘材料注入到模具腔内以密封带图案导体布局的导电迹线。移去钢载体之后,含有一组图案的导体布局的基底便形成。有利的是,带图案的导体布局嵌入或凹入基底的绝缘材料中,使得更细且更紧密的导电迹线被有效地制造。带图案的导体布局彼此电气绝缘,而在传统引线框架上,对应于每个芯片的每个导体布局电气地连接到邻近的布局上。
由此可以看到,需要形成具有更加复杂导电迹线的布线的多层基底,以支持集成电路的后续设计。有利的是,这些多层基底允许各独立的导体层用于信号、电源、数字/模拟电路等。
发明内容
下面给出简化的概述,以提供对本发明的基本理解。该概述不是本发明外延的综述,并不意图标识出本发明的关键特征。相反,将以一般化的形式给出本发明的发明构思中的一些,其作为下面的详细描述的前序。
本发明寻求提供基底,其含有形成在牺牲性载体上的两个或多个堆积的结构层。每个堆积的结构层包括导体迹线层和互连层。每个堆积的结构层模制在模制复合物(molding compound)内。然后通过形成最外导体迹线层并移去载体,来完成该多层基底。
在一个实施例中,本发明提供多层基底,多层基底包括:牺牲性载体,其能够导电且能够被化学蚀刻;第一导体迹线层,其形成在牺牲性载体上;第二导体迹线层和设置在第一和第二导体迹线层之间的互连层,其中,互连层连接第一和第二导体迹线层之间的选定区域。
在多层基底的一个实施例中,第一导体迹线层和互连层被封装在模制复合物内。模制的封装的顶表面被研磨,粘合层沉积在研磨表面上。该粘合层可以是聚酰亚胺层。多层基底因此包括两个或多个堆积层,每个堆积层由导体迹线层、互连层和粘合层组成,使得最外层是导体迹线层。
在另一实施例中,本发明提供制造多层基底的方法。该方法包括:在牺牲性载体上形成第一导体迹线层,其中,第一导体迹线层包含多个导体迹线布局;在第一导体迹线层上形成互连层,其中,互连层包括导体短柱,短柱与第一导体迹线层的选定区域连接;将第一导体迹线层和互连层封装在模制复合物内;将已模制的封装表面研磨成平面并暴露出导体短柱;将粘合层沉积在已磨削的封装表面上;重复以上步骤以形成多层基底的附加的堆积结构,使得有两个或更多个堆积的结构层;以及在顶部堆积结构层上形成最外导体迹线层。
在另一实施例中,该方法还包括:用阻焊掩模层密封最外导体迹线层;选择性地移去阻焊掩模层以暴露出最外导体迹线层的区域,以用于外部的电气连接。
较佳地,除去载体的内部部分,以留下位于基底周围或包含在第一导体迹线层内的一组导体迹线布局周围的载体环。较佳地,第一导体迹线层用阻焊掩模层密封,并且选择性地移去阻焊掩模层以暴露第一导体迹线层上的用于外部电气连接的区域。
附图说明
参照附图,现将借助于本发明非限制性实施例来描述本发明,附图中:
图1A至图1J示出根据本发明实施例的两层基底的结构;
图2A至图2D、图3和图4示出使用图1J所示的多层基底来形成半导体封装的方法;
图5和图6示出根据本发明另一实施例的两层基底的结构;
图7A至图7F示出根据本发明还有另一实施例的三层基底的结构;
图8示出根据本发明获得的最终基底的平面图。
具体实施方式
现将参照附图,描述本发明一个或多个具体的和可替换的实施例。然而,本技术领域内技术人员将会明白,本发明也可在没有此类具体细节的情况下来实践。某些细节可不作详细描述以免模糊本发明。为便于参考,当参照附图共有的相同或相似特征时,在全部的附图中将使用共同的附图标记或系列标记。
图1A-1J示出根据本发明的实施例的多层基底105逐步形成过程,该多层基底105包括两层导体迹线。如图1A所示,工艺100中的第一步骤是提供具有第一表面和相反面向的第二表面的载体110。较佳地,该载体110由具有较高杨氏弹性模量的材料制成,载体110是导电的并适合于化学蚀刻,如钢。该载体110的这些特性允许其在多层基底105制造过程中被牺牲性地部分移除和/或在半导体芯片10封装之后完全移除。较佳地,载体110例如通过退火来进行应力释放或部分应力释放。
其后的工艺步骤包括用光阻材料涂敷载体110的表面,使用掩模暴露出光阻材料,选择性地蚀刻光阻材料,并获得带图案的光阻材料。通过将诸如铜等第一导电材料114沉积在带图案的光阻材料上,然后移去光阻材料,带图案的第一导体迹线层114a便形成在载体110上。带图案的第一导体迹线层114a因此含有多个用于与某些半导体芯片连接的第一导体布局。较佳地,第一导电材料114是铜,并且合适的沉积工艺是电镀。图1B示出通过第一导体迹线层114a的截面的放大图。为了更便于参照,第一导体布局用带图案的第一导体迹线层114a表示。通过光刻工艺并通过将第二导体材料118沉积在限定互连通路的生成的带图案光阻材料上,由导体短柱118组成的第一互连层118a因此形成在第一导体迹线层114a上,如图1C所示。可替换地,第一导体迹线层114a和第一互连层118a通过减色光刻工艺形成。可采用加色、半加色或半减色工艺的各种组合来形成所要求的图案结构。为了电隔离导体迹线并将导体迹线/短柱包裹在绝缘材料内,将一组第一导体迹线层114a(第一导体布局)和第一导体短柱118a设置在一内腔中,或将多组第一导体迹线层114a(第一导体布局)和导体短柱118a设置在多个内腔中。优选地预热到流体状态的绝缘的或介电的模制复合物在熔化温度下注入到该内腔或多个内腔中,较佳地,以正压力注入流体模制复合物,使得模制复合物致密地封装该组第一导体迹线层114a(第一导体布局)和导体短柱118a,从而在模制复合物固化之后,形成致密的复合结构或第一绝缘体层120;由此,模制复合物牢固地粘结到第一导体迹线层114a(第一导体布局)和导体短柱118a上,这样,在湿法处理过程中,流体不能进入导体-模制复合物接口。如图1D所示,由此获得了半成品基底。较佳地,第一绝缘体层120包括含有树脂基体和填料的模制复合物,树脂基体和填料诸如为二氧化硅填料。较佳地,在第一绝缘体层120形成之后,二氧化硅填料被嵌入在树脂内。
如图1D所示的半成品基底被移入到机加工中心,通过研磨使第一绝缘体层120的自由表面形成平面,如图1E所示,研磨的深度达到所有导体短柱118a都暴露在磨削表面122上。较佳地,导体短柱118a的暴露表面与第一绝缘体层120的后表面齐平或凹入该后表面(如图1E所示),使得第一绝缘体层120限定导体短柱的边缘,并使导体短柱彼此隔离。磨削之后,模制复合物中的二氧化硅填料也暴露出来。具体来说,磨削表面122现包括内置有二氧化硅填料的树脂;形成磨削表面122以为沉积导体种子层124提供强附着力,如图1F所示。可替换地,通过在研磨过程中提高材料移除速率,表面二氧化硅填料从树脂中被提取出来,以在磨削表面122上形成多个坑。该带坑的磨削表面122提供了增大的表面面积以改进下一相邻层附着力堆积。可替换地,如图5中所示的粘合层可以进一步沉积在该带坑的磨削表面上以覆盖多个坑而用于平面化,并且以与下一相邻层交界。如果第一导体材料114是铜,那么导体种子124的材料也是铜。用于沉积铜种子层124的合适方法是化学镀层、电镀层、喷溅镀层、化学气相沉积(CVD)或物理气相沉积(PVD)。
然后通过使用光刻工艺,带图案的光阻材料形成在导体种子层124上,并通过将铜电镀到带图案的光阻材料上,获得带图案的第二导体迹线层128a,如图1G所示。第二导体迹线层128a由多个第二导体布局组成;这些第二导体布局的每个因此通过相关的第一导体短柱118a电气地连接到各个相关的第一导体布局层114a。
如图1H所示,带图案的第二导体迹线层128a通过用第二绝缘体层或介电层130密封它而完成。较佳地,第二绝缘体层130是含有光可成像的聚合物材料的阻焊掩模层。较佳地,第二绝缘体层130被丝网印刷到带图案的第二导体迹线层128a上。然后第二绝缘体层130通过掩模暴露于诸如激光辐照等辐照之下,并通过有选择的移除,第二导体迹线层128a的选定区域128b通过第二绝缘体层130暴露出来,以用于外部的电气连接,如图1I所示。为有利于可焊接性,对暴露的第二导体迹线层128b上的进一步处理可包括沉积锡层或镍/金层。
如图1I所示,载体110大于模制的第一绝缘体层120。有利的是,载体110的内部开口110a例如通过蚀刻等被部分地牺牲或移除,使得环110b被保持并获得最终基底105,如图1J所示。可替换地,载体110被完全牺牲或移除。在移去载体110之后,第一导体迹线层114a(第一导体布局)连同第一绝缘体层120的表面一起暴露。较佳地,第一导体迹线层114a(第一导体布局)的表面与第一绝缘体层120的顶表面齐平或凹入该顶表面(如图1J所示),使得第一绝缘体层120形成第一导体迹线层114a(第一导体布局)的边缘,并使第一导体布局彼此绝缘。如上所述,载体110是由较高的杨氏弹性模量材料制成,并经过应力释放;通过在基底105上留下载体的环110b,该载体环110b有助于保持多个最终基底105的平面性,同时,对最终基底105提供刚度,以便于操作和其后的加工。在另一实施例中,内部开口110a小于一组已模制的第一绝缘体层120,使得多个内部开口110a形成在载体110上,而不是只留下整个基底周围的载体环。此外,在第一绝缘体层120之外的周边区域内,载体环110b形成有定位或基准孔160(如图8中所示);此外,如果载体110在使用前未进行应力释放,那么可以在将内部开口110a蚀刻掉之前或者在将内部开口110a蚀刻掉时,在周边区域内冲压或形成应力释放狭槽170(显示在图8中)。有利的是,载体的带有定位/基准孔或应力释放狭槽的周边区域,限定夹持区域,该夹持区域用于第一绝缘体层120的上述注射或压缩模制,最终半导体封装的分离,或用于其它中间制造过程中的其它使用,使得所需的夹持区域定位成远离含有导体迹线布局和导体短柱的专用模制区域,因此,确保后续工艺不损坏已模制的区域。
为图示简单起见,图2A示出围绕已模制的第一绝缘体层120形成的载体环110b。如图2A所示,半导体芯片10通过焊料***20和金属柱24连接件连接到第一导体迹线层114a(第一导体布局)。底充化合物30也加强了芯片10的安装。在图2B中,在芯片10安装在基底105上之后,整个芯片被封装在另一模制复合物40内。较佳地,模制复合物40由具有与第一绝缘体层120材料相似或相同特性的材料制成,以使因特性差异形成的应力减到最小。焊球22也可设置成与暴露的第二导体布局128b接触,以用于外部的电气连接。在图2C中,将封装的芯片沿着分离线XX和YY切割,以提供含有通过本发明工艺100获得的基底105的最终半导体封装150。
替代倒装芯片连接的使用,如图3所示,芯片10可用引线联接到第一导体迹线层114a(第一导体布局),并且通过上述工艺100获得含有基底105的另一最终半导体封装150a。此外,如图4所示,最终半导体封装150c可包括两个或多个芯片、钝化模(passives)或封装,其包括使用不同半导体制造技术制成的芯片。
返过来参照图1J和2C,位于每个第一导体迹线层114a(第一导体布局)周围的某些周边导体114b不电连接到第一导体迹线层114a(第一导体布局)的其余部分,并它们被设置成控制电镀。例如,导体114b可起作“电流偷盗者(current stealer)”,以在导体迹线层114a(导体迹线布局)、导体短柱118和/或第二导体迹线层128a的电镀过程中改变电流的分布以达到均匀的电镀厚度。可替换地,周边导体114b设置成通过改变整个基底区域的热膨胀的复合系数(CTE)来改变基底105上的应力分布。
图5和图6示出上述实施例结构中的变化。例如,如图5所示,在布置导体种子层124之前,将粘合层123施加到已模制的第一绝缘体层120的磨削表面122上,以促进第二导体迹线层128a的粘结。较佳地,粘合层123是诸如聚酰亚胺等的感光聚合材料。在图6中,基底105的顶表面沉积有阻焊掩模层140,使得第一导体迹线层114a的选定区域暴露来以用于外部电气连接。
图7A-7F示出包括三个导体迹线层的多层基底105a的逐步形成过程。图7A示出图1G中所示半成品基底结构的继续形成过程。如图7A所示,第二互连层218包括各第二导体短柱218,该第二互连层218通过光刻和电镀工艺形成在带图案的第二导体迹线层128上。在图7B中,优选地通过化学蚀刻除去未堆积有第二导体迹线层128a的导体种子层124。
在图7C中,在半成品基底上的第一绝缘体层120由第二绝缘体模具220进行包覆模制。如在第一绝缘体层中那样,第二绝缘体模具优选地也包含树脂基体或嵌入的无机二氧化硅填料。第二绝缘体模具220可与第一绝缘体层120具有相同的尺寸。如图7C所示,第二绝缘体模具220较大,并且其在所谓的模制-包覆模制过程中封装第一绝缘体层120。
如图1E所示,将第二绝缘体模具220的自由表面进行研磨以提供平坦表面222。该研磨过的模具表面222还对待要沉积的第二导体种子层224和待要堆积的第三导体迹线层228a提供良好的附着。如果第三导体迹线层228a是最终基底的最外导体迹线层,那么该最外导体迹线层用诸如阻焊掩模层的最外绝缘体层密封,然后如图7F所示,暴露出该最外导体迹线层的选定区域,以用于外部的电气连接。
在图7E和图7F中,图中示出载体110的内部被部分地蚀刻掉以暴露出第一导体迹线层114a,使得在完成对基底的处理之前,加强环110b保持在基底105a上。加强环110b可在对基底105a的处理完成之后才形成。生成的基底105a包括彼此毗邻的多个绝缘体层,其中每个绝缘体层都具有对应的(导体元件)导体迹线层和嵌入在其内的互连层。平行于毗邻绝缘体层的接触表面的划分平面位于两个绝缘体层之间,使得一个绝缘体层内的导体迹线元件不会越过该划分平面到达邻近的绝缘体层。然而,在每个对应绝缘体层内的导体迹线元件彼此电气地连接,以使基底105a的顶表面电气地连接到基底105a的后表面。具体来说,一个绝缘体层内的互连层电气地和物理地连接到毗邻绝缘体层的导体迹线层。
图8示出根据图1J或图7F从顶部看所得到的基底105、105a的俯视图。如图8所示,通过载体110内的内部开口110a,第一导体迹线层114a示出,一组9个的导体布局114a被封装在模具120、220内。如先前所描述的,在各个导体布局114a内,存在有独立的周边导体114b,其设置为“电流偷盗者”以在电镀过程中用来调整电流分布;此外,这些独立的周边导体114b可用来修改整个基底的热膨胀复合系数,以使因处理过程中热变化引起的任何翘曲减到最小。位于基底105、105a周围的夹持区中,即,在加强或载体环110b的整个厚度上,存在有定位或基准孔160和应力释放狭槽170。
以上附图示出了带有2个或3个导体迹线层的多层基底的形成过程。通过形成带有导体迹线层和互连短柱层的各附加堆积层并将这些两个部件层封装在树脂模制复合物内,可以获得带有3个以上导体迹线层的多层基底。通过本发明,多层基底允许较复杂的互连布线以支持新的半导体芯片的封装。有利的是,多层导体迹线布局还可分开地被指定为运载不同类型的信号或功率(电力),例如,用以减低信号干扰。由于导体迹线布局的特征尺寸不受限于蚀刻特征,所以,根据本发明的多层基底还在实现电路小型化中提供了进步。
尽管已经描述和图示了具体的实施例,但应该理解到,在不脱离本发明的范围的情形下,对本发明还可作出许多改变、修改、变型和其组合。例如,可形成带图案通道层,以在该基底的堆积结构中将一导体迹线层和定位在两层或多层远处的导体迹线层进行连接;该特征将会提供附加程度的互连布线,其在传统引线框架中是不可能的。
Claims (25)
1.一种半导体基底,所述半导体基底包括:
第一导体迹线层;
第二导体迹线层;
(第一)互连层,其设置在所述第一导体迹线层和所述第二导体迹线层之间,其中,所述(第一)互连层包括短柱,所述短柱连接所述第一导体迹线层和所述第二导体迹线层之间的选定区域;
模制复合物,密封所述第一导体迹线层和所述(第一)互连层封装,所述第一导体迹线层暴露在所述模制复合物的表面上;以及
第二绝缘体层,沉积在所述第二导体迹线层上,所述第二绝缘体层密封所述第二导体迹线层;
其中,所述第二绝缘体层暴露出所述第二导体迹线层用于外部电连接的区域。
2.如权利要求1所述的半导体基底,其特征在于,所述模制复合物包括树脂和填料。
3.如权利要求2所述的半导体基底,其特征在于,已模制的封装被研磨以暴露所述短柱,然后,在已磨削的表面上,所述第二导体迹线层沉积在暴露的所述短柱上。
4.如权利要求3所述的半导体基底,其特征在于,所述第二导体迹线层形成在粘合层上,以促进所述第二导体迹线层的粘合。
5.如权利要求4所述的半导体基底,其特征在于,所述粘合层包括聚酰亚胺。
6.如权利要求1所述的半导体基底,其特征在于,所述暴露出的第二导体迹线层用于外部电连接的区域,由互连层的材料填补。
7.如权利要求3或4所述的半导体基底,其特征在于,还包括一个或多个中间堆积层,每个所述中间堆积层包括导体迹线层和互连层,而每个所述堆积层封装在模制复合物内,以使模制封装的表面被研磨并且然后由导体种子层沉积。
8.如权利要求1所述的半导体基底,其特征在于,还包括牺牲性载体的内部被蚀刻掉,以使加强载体环保持在所述基底的周边区域上或保持在一组导体布局的周围。
9.一种制造半导体基底的方法,所述方法包括:
在牺牲性载体上形成第一导体迹线层,其中,所述第一导体迹线层包括多个导体布局;
在所述第一导体迹线层上形成互连层,其中,所述互连层包括与所述第一导体迹线层的选定区域连接的短柱;
将模制复合物包覆所述第一导体迹线层和所述互连层;
将已模制的封装表面研磨成平坦的并暴露互连的短柱;
重复以上步骤以形成基底的附加堆积结构层,使得存在两个或更多个堆积的结构层;以及
选择性地移除所述牺牲性载体,以暴露出所述第一导体迹线层。
10.如权利要求9所述的制造方法,其特征在于,所述模制复合物包括树脂和填料。
11.如权利要求9所述的制造方法,其特征在于,研磨已模制的封装体包括暴露二氧化硅填料以促进下一相邻层的粘合。
12.如权利要求9所述的制造方法,其特征在于,研磨已模制的封装体包括取出表面二氧化硅填料,以形成凹坑表面来促进下一相邻层的粘合。
13.如权利要求9所述的制造方法,其特征在于,还包括将粘合层沉积在已磨削的封装表面上。
14.如权利要求13所述的制造方法,其特征在于,沉积所述粘合层包括沉积聚酰亚胺层。
15.如权利要求9所述的制造方法,其特征在于,还包括在形成所述堆积结构层后形成最外导体迹线层。
16.如权利要求15所述的制造方法,其特征在于,还包括:
用绝缘体层密封所述最外导体迹线层;以及
选择性地移除所述绝缘体层,以暴露所述最外导体迹线层的用于外部电连接的区域。
17.一种半导体基底,所述半导体基底包括:
第一导体迹线层;
第二导体迹线层;
第一互连层,其设置在所述第一导体迹线层和所述第二导体迹线层之间,其中,所述第一互连层连接所述第一导体迹线层和所述第二导体迹线层之间的选定区域;
第一绝缘体层,其具有第一表面和与所述第一表面相对的第二表面,其中所述第一绝缘体层将所述第一导体迹线层和第一互连层封装在所述第一表面和所述第二表面之间,使得所述第一导体迹线层暴露在所述第一表面上并且所述第一互连层暴露在所述第二表面上;以及
第二绝缘体层,沉积在所述第二导体迹线层上,所述第二绝缘体层密封所述第二导体迹线层;
其中,所述第二绝缘体层暴露所述第二导体迹线层用于电连接的选定区域。
18.如权利要求17所述的半导体基底,其特征在于,所述第一绝缘体层包括含有树脂基体和填料的模制复合物,并且所述填料嵌入致密复合结构中的树脂内。
19.如权利要求18所述的半导体基底,其特征在于,所述第一绝缘体层的所述第二表面包括内置有暴露的填料的树脂表面。
20.如权利要求17所述的半导体基底,其特征在于,所述通过第二绝缘体层暴露的第二导体迹线层以用于电连接的选定区域,由互连层的材料填补。
21.如权利要求17所述的半导体基底,其特征在于,还包括:
第二互连层,其连接到所述第二导体迹线层的选定区域,其中所述第二绝缘体层密封所述第二导体迹线层和所述第二互连层,使得所述第二互连层从所述第二绝缘体层表面暴露。
22.一种半导体基底,所述半导体基底包括:
多个彼此毗邻的绝缘体层,其中,每个绝缘体层都具有第一表面和与所述第一表面相对的第二表面,平行于毗邻绝缘体层的接触表面的划分平面位于所述毗邻绝缘体层之间;
其中,每个所述绝缘体层个别包括导体迹线层和互连层,将所述导体迹线层和所述互连层封装在所述第一表面和所述第二表面之间,使得所述导体迹线层暴露在所述第一表面上并且所述互连层暴露在所述第二表面上。
23.如权利要求22所述的半导体基底,其特征在于,还包括设置在相邻绝缘体层之间的粘合层,以改善一个绝缘体层到相邻绝缘体层的粘合。
24.一种制造半导体基底的方法,所述方法包括:
提供牺牲性载体;
在所述牺牲性载体上形成第一导体迹线层;
在所述第一导体迹线层上形成第一互连层;
形成第一绝缘体层,包覆所述第一导体迹线层和所述第一互连层,所述第一绝缘体层的总体高度高于第一导体迹线层和所述互连层加起来的高度;
磨削所述第一绝缘体层以暴露所述第一互连层;
在已磨削的所述第一绝缘体层上形成第二导体迹线层;
在所述第二导体迹线层上形成第二绝缘体层,以密封所述第二导体迹线层;以及选择性移除所述牺牲性载体以暴露所述第一导体迹线层。
25.如权利要求24所述的制造方法,其特征在于,所述第一导体迹线层形成一个或多个导体迹线布局,所述制造方法还包括形成围绕所述导体迹线布局并与所述导体迹线布局隔离的多个周边导体。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261615399P | 2012-03-26 | 2012-03-26 | |
US61/615,399 | 2012-03-26 | ||
CN201380021583.XA CN104254917B (zh) | 2012-03-26 | 2013-03-26 | 用于半导体封装的多层基底 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201380021583.XA Division CN104254917B (zh) | 2012-03-26 | 2013-03-26 | 用于半导体封装的多层基底 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN109920774A true CN109920774A (zh) | 2019-06-21 |
Family
ID=48325844
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910184669.3A Pending CN109920774A (zh) | 2012-03-26 | 2013-03-26 | 用于半导体封装的多层基底 |
CN201380021583.XA Active CN104254917B (zh) | 2012-03-26 | 2013-03-26 | 用于半导体封装的多层基底 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201380021583.XA Active CN104254917B (zh) | 2012-03-26 | 2013-03-26 | 用于半导体封装的多层基底 |
Country Status (9)
Country | Link |
---|---|
US (2) | US10049950B2 (zh) |
JP (2) | JP6436396B2 (zh) |
KR (1) | KR20140147091A (zh) |
CN (2) | CN109920774A (zh) |
MY (1) | MY171427A (zh) |
PH (1) | PH12014502113A1 (zh) |
SG (1) | SG11201405931PA (zh) |
TW (1) | TWI694557B (zh) |
WO (1) | WO2013147706A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112242476A (zh) * | 2019-07-16 | 2021-01-19 | 佛山市国星光电股份有限公司 | 一种led显示单元组及显示面板 |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015081141A1 (en) * | 2013-11-26 | 2015-06-04 | Diodes Incorporation | A chip scale package |
TWI541963B (zh) * | 2014-05-30 | 2016-07-11 | 恆勁科技股份有限公司 | 封裝基板及其製作方法 |
TWI591762B (zh) * | 2014-06-30 | 2017-07-11 | 恆勁科技股份有限公司 | 封裝裝置及其製作方法 |
US20180261535A1 (en) * | 2014-12-15 | 2018-09-13 | Bridge Semiconductor Corp. | Method of making wiring board with dual routing circuitries integrated with leadframe |
JP6444269B2 (ja) * | 2015-06-19 | 2018-12-26 | 新光電気工業株式会社 | 電子部品装置及びその製造方法 |
JP6750202B2 (ja) | 2015-10-14 | 2020-09-02 | 味の素株式会社 | 樹脂組成物、接着フィルムおよびコアレス基板の製造方法 |
US10411329B2 (en) | 2016-01-20 | 2019-09-10 | Apple Inc. | Packaged devices with antennas |
MY172923A (en) * | 2016-03-31 | 2019-12-13 | Twisden Ltd | Integrated circuit package having pin up interconnect |
US20170287838A1 (en) | 2016-04-02 | 2017-10-05 | Intel Corporation | Electrical interconnect bridge |
JP7063718B2 (ja) * | 2018-05-17 | 2022-05-09 | エイブリック株式会社 | プリモールド基板とその製造方法および中空型半導体装置とその製造方法 |
US10755994B2 (en) * | 2018-10-29 | 2020-08-25 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and semiconductor substrate |
CN111343802B (zh) * | 2018-12-19 | 2022-02-22 | 庆鼎精密电子(淮安)有限公司 | 电路板及其制作方法 |
CN109731798B (zh) * | 2019-01-25 | 2021-04-20 | 南京航空航天大学 | 镍叠片的分拣储存方法 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000323525A (ja) * | 1999-05-10 | 2000-11-24 | Nec Corp | 半導体装置の実装構造、及びその製造方法 |
US6280640B1 (en) * | 1999-01-24 | 2001-08-28 | Amitec-Advanced Multilayer Interconnect Technologies Ltd. | Process for manufacturing a chip carrier substrate |
JP2004221618A (ja) * | 2004-04-21 | 2004-08-05 | Nec Corp | 半導体装置搭載基板とその製造方法、並びに半導体パッケージ |
JP2006318964A (ja) * | 2005-05-10 | 2006-11-24 | Sanyo Epson Imaging Devices Corp | 配線基板の製造方法、配線基板および電気光学装置 |
US20060283625A1 (en) * | 2005-06-17 | 2006-12-21 | Nec Corporation | Wiring board, method for manufacturing same, and semiconductor package |
US20090212421A1 (en) * | 2008-02-26 | 2009-08-27 | Kunal Shah | Polymer interlayer dielectric and passivation materials for a microelectronic device |
CN102112544A (zh) * | 2008-07-31 | 2011-06-29 | 积水化学工业株式会社 | 环氧树脂组合物、预浸料、固化物、片状成形体、叠层板及多层叠层板 |
CN102299082A (zh) * | 2010-08-31 | 2011-12-28 | 先进封装技术私人有限公司 | 半导体承载元件的制造方法及应用其的封装件的制造方法 |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4108986A1 (de) * | 1990-03-19 | 1991-09-26 | Hitachi Ltd | Zusammengeschaltete, mehrschichtige platten und verfahren zu ihrer herstellung |
JP3592129B2 (ja) * | 1999-04-15 | 2004-11-24 | 新光電気工業株式会社 | 多層配線基板の製造方法 |
US6221693B1 (en) * | 1999-06-14 | 2001-04-24 | Thin Film Module, Inc. | High density flip chip BGA |
US6861345B2 (en) * | 1999-08-27 | 2005-03-01 | Micron Technology, Inc. | Method of disposing conductive bumps onto a semiconductor device |
JP3548082B2 (ja) * | 2000-03-30 | 2004-07-28 | 三洋電機株式会社 | 半導体装置及びその製造方法 |
US20020016139A1 (en) * | 2000-07-25 | 2002-02-07 | Kazuto Hirokawa | Polishing tool and manufacturing method therefor |
JP2002198656A (ja) * | 2000-12-25 | 2002-07-12 | Sony Corp | 高密度実装用基板の製法 |
JP4507424B2 (ja) * | 2001-02-28 | 2010-07-21 | 住友ベークライト株式会社 | 半導体装置の製造方法 |
JP2002261190A (ja) * | 2001-02-28 | 2002-09-13 | Sony Corp | 半導体装置、その製造方法及び電子機器 |
JP5017750B2 (ja) * | 2001-06-04 | 2012-09-05 | 日立化成工業株式会社 | 接続基板とその接続基板を用いた多層配線板と接続基板の製造方法とその方法を用いた多層配線板の製造方法 |
JP3880397B2 (ja) * | 2001-12-27 | 2007-02-14 | 日東電工株式会社 | 保護テープの貼付・剥離方法 |
TWI248190B (en) * | 2004-03-18 | 2006-01-21 | Siliconware Precision Industries Co Ltd | Integrated circuit substrate with conductive ring and semiconductor device integrated with the substrate |
JP2008514731A (ja) * | 2004-09-30 | 2008-05-08 | ヴァンダ ファーマシューティカルズ インコーポレイテッド | イロペリドンの投与方法 |
JP2006108211A (ja) * | 2004-10-01 | 2006-04-20 | North:Kk | 配線板と、その配線板を用いた多層配線基板と、その多層配線基板の製造方法 |
IL171378A (en) * | 2005-10-11 | 2010-11-30 | Dror Hurwitz | Integrated circuit support structures and the fabrication thereof |
US7911038B2 (en) * | 2006-06-30 | 2011-03-22 | Renesas Electronics Corporation | Wiring board, semiconductor device using wiring board and their manufacturing methods |
DE102007034402B4 (de) | 2006-12-14 | 2014-06-18 | Advanpack Solutions Pte. Ltd. | Halbleiterpackung und Herstellungsverfahren dafür |
JP4073945B1 (ja) * | 2007-01-12 | 2008-04-09 | 新光電気工業株式会社 | 多層配線基板の製造方法 |
US7638814B2 (en) * | 2007-06-19 | 2009-12-29 | Philips Lumileds Lighting Company, Llc | Solderless integrated package connector and heat sink for LED |
JP4993739B2 (ja) * | 2007-12-06 | 2012-08-08 | 新光電気工業株式会社 | 配線基板、その製造方法及び電子部品装置 |
TWI421982B (zh) * | 2008-11-21 | 2014-01-01 | Advanpack Solutions Pte Ltd | 半導體導線元件及其製造方法 |
JP5339928B2 (ja) * | 2009-01-15 | 2013-11-13 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
TWI414061B (zh) * | 2010-04-06 | 2013-11-01 | Kingpak Tech Inc | 具有封裝結構之晶圓級影像感測器模組製造方法 |
US8609995B2 (en) * | 2010-07-22 | 2013-12-17 | Ngk Spark Plug Co., Ltd. | Multilayer wiring board and manufacturing method thereof |
-
2013
- 2013-03-26 CN CN201910184669.3A patent/CN109920774A/zh active Pending
- 2013-03-26 US US14/387,843 patent/US10049950B2/en active Active
- 2013-03-26 MY MYPI2014002741A patent/MY171427A/en unknown
- 2013-03-26 WO PCT/SG2013/000119 patent/WO2013147706A1/en active Application Filing
- 2013-03-26 TW TW102110736A patent/TWI694557B/zh active
- 2013-03-26 JP JP2015503164A patent/JP6436396B2/ja not_active Expired - Fee Related
- 2013-03-26 KR KR1020147026927A patent/KR20140147091A/ko not_active Application Discontinuation
- 2013-03-26 CN CN201380021583.XA patent/CN104254917B/zh active Active
- 2013-03-26 SG SG11201405931PA patent/SG11201405931PA/en unknown
-
2014
- 2014-09-23 PH PH12014502113A patent/PH12014502113A1/en unknown
-
2018
- 2018-07-11 US US16/032,085 patent/US10446457B2/en active Active
- 2018-11-01 JP JP2018206641A patent/JP2019050397A/ja active Pending
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6280640B1 (en) * | 1999-01-24 | 2001-08-28 | Amitec-Advanced Multilayer Interconnect Technologies Ltd. | Process for manufacturing a chip carrier substrate |
JP2000323525A (ja) * | 1999-05-10 | 2000-11-24 | Nec Corp | 半導体装置の実装構造、及びその製造方法 |
JP2004221618A (ja) * | 2004-04-21 | 2004-08-05 | Nec Corp | 半導体装置搭載基板とその製造方法、並びに半導体パッケージ |
JP2006318964A (ja) * | 2005-05-10 | 2006-11-24 | Sanyo Epson Imaging Devices Corp | 配線基板の製造方法、配線基板および電気光学装置 |
US20060283625A1 (en) * | 2005-06-17 | 2006-12-21 | Nec Corporation | Wiring board, method for manufacturing same, and semiconductor package |
US20090212421A1 (en) * | 2008-02-26 | 2009-08-27 | Kunal Shah | Polymer interlayer dielectric and passivation materials for a microelectronic device |
CN102112544A (zh) * | 2008-07-31 | 2011-06-29 | 积水化学工业株式会社 | 环氧树脂组合物、预浸料、固化物、片状成形体、叠层板及多层叠层板 |
CN102299082A (zh) * | 2010-08-31 | 2011-12-28 | 先进封装技术私人有限公司 | 半导体承载元件的制造方法及应用其的封装件的制造方法 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112242476A (zh) * | 2019-07-16 | 2021-01-19 | 佛山市国星光电股份有限公司 | 一种led显示单元组及显示面板 |
CN112242476B (zh) * | 2019-07-16 | 2022-03-18 | 佛山市国星光电股份有限公司 | 一种led显示单元组及显示面板 |
Also Published As
Publication number | Publication date |
---|---|
JP2015518651A (ja) | 2015-07-02 |
KR20140147091A (ko) | 2014-12-29 |
US10049950B2 (en) | 2018-08-14 |
US20180323121A1 (en) | 2018-11-08 |
JP6436396B2 (ja) | 2018-12-12 |
PH12014502113A1 (en) | 2014-12-10 |
TWI694557B (zh) | 2020-05-21 |
MY171427A (en) | 2019-10-12 |
CN104254917A (zh) | 2014-12-31 |
US20150155214A1 (en) | 2015-06-04 |
SG11201405931PA (en) | 2014-10-30 |
WO2013147706A1 (en) | 2013-10-03 |
JP2019050397A (ja) | 2019-03-28 |
TW201349397A (zh) | 2013-12-01 |
CN104254917B (zh) | 2019-04-09 |
US10446457B2 (en) | 2019-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104254917B (zh) | 用于半导体封装的多层基底 | |
JP2002190488A5 (zh) | ||
CN107346766A (zh) | 整合扇出型封装及其制造方法 | |
US8338924B2 (en) | Substrate for integrated circuit package with selective exposure of bonding compound and method of making thereof | |
CN105023837A (zh) | 划线结构及其形成方法 | |
CN107644847A (zh) | 半导体封装 | |
KR20060048473A (ko) | 회로 장치 및 그 제조 방법 | |
US11246223B2 (en) | Package apparatus | |
JPH09232508A (ja) | パターン金属層と絶縁層を積層してなるリードフレームを用いたマルチチップパッケージ | |
CN105470144B (zh) | 无核心层封装基板与其制造方法 | |
US7205642B2 (en) | Semiconductor package and method for fabricating the same | |
CN100365792C (zh) | 电子器件及其制造方法 | |
US9281293B2 (en) | Microelectronic packages having layered interconnect structures and methods for the manufacture thereof | |
US20140091441A1 (en) | Ic wafer having electromagnetic shielding effects and method for making the same | |
CN101207103B (zh) | 半导体封装元件及其制造方法 | |
CN215299231U (zh) | 芯片封装结构 | |
US20150084171A1 (en) | No-lead semiconductor package and method of manufacturing the same | |
KR102058247B1 (ko) | 인쇄회로기판을 이용한 반도체 패키지 | |
JP2012033624A (ja) | ウエハレベルパッケージ構造およびその製造方法 | |
CN114446918A (zh) | Mcm封装结构及其制作方法 | |
CN113078148B (zh) | 半导体封装结构、方法、器件和电子产品 | |
KR20110116849A (ko) | 반도체 패키지용 회로 기판의 제조 방법 | |
CN115692331A (zh) | 芯片封装结构及其制作方法 | |
CN115483180A (zh) | 焊球、倒装芯片结构、堆叠式封装结构及其制作方法 | |
CN101924090B (zh) | 半导体封装元件及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20190621 |
|
WD01 | Invention patent application deemed withdrawn after publication |