CN1098487C - 用于影响数据处理器中的顺序指令处理的方法和装置 - Google Patents
用于影响数据处理器中的顺序指令处理的方法和装置 Download PDFInfo
- Publication number
- CN1098487C CN1098487C CN98121455A CN98121455A CN1098487C CN 1098487 C CN1098487 C CN 1098487C CN 98121455 A CN98121455 A CN 98121455A CN 98121455 A CN98121455 A CN 98121455A CN 1098487 C CN1098487 C CN 1098487C
- Authority
- CN
- China
- Prior art keywords
- instruction
- data processor
- postpone
- predetermined
- interrupt
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title claims abstract description 20
- 238000012545 processing Methods 0.000 title claims abstract description 15
- 230000008569 process Effects 0.000 claims description 3
- 238000012986 modification Methods 0.000 abstract 1
- 230000004048 modification Effects 0.000 abstract 1
- 230000006870 function Effects 0.000 description 18
- 238000012360 testing method Methods 0.000 description 11
- 230000003111 delayed effect Effects 0.000 description 8
- 230000005856 abnormality Effects 0.000 description 6
- 230000008859 change Effects 0.000 description 6
- 230000000717 retained effect Effects 0.000 description 4
- 230000007246 mechanism Effects 0.000 description 3
- 230000001934 delay Effects 0.000 description 2
- 238000007634 remodeling Methods 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011990 functional testing Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30094—Condition code generation, e.g. Carry, Zero flag
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
- G06F9/30079—Pipeline control instructions, e.g. multicycle NOP
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
- G06F9/30087—Synchronisation or serialisation instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
- Debugging And Monitoring (AREA)
Abstract
Description
Claims (8)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US963,321 | 1997-11-03 | ||
US963321 | 1997-11-03 | ||
US08/963,321 US6000029A (en) | 1997-11-03 | 1997-11-03 | Method and apparatus for affecting subsequent instruction processing in a data processor |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1216375A CN1216375A (zh) | 1999-05-12 |
CN1098487C true CN1098487C (zh) | 2003-01-08 |
Family
ID=25507071
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN98121455A Expired - Lifetime CN1098487C (zh) | 1997-11-03 | 1998-11-02 | 用于影响数据处理器中的顺序指令处理的方法和装置 |
Country Status (9)
Country | Link |
---|---|
US (2) | US6000029A (zh) |
EP (1) | EP0913767B1 (zh) |
JP (2) | JP4883824B2 (zh) |
KR (1) | KR100588790B1 (zh) |
CN (1) | CN1098487C (zh) |
DE (1) | DE69810064T2 (zh) |
HK (1) | HK1020218A1 (zh) |
SG (2) | SG71861A1 (zh) |
TW (1) | TW494363B (zh) |
Families Citing this family (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7805724B1 (en) * | 1998-05-27 | 2010-09-28 | Arc International I.P., Inc. | Apparatus, method and computer program for dynamic slip control in real-time scheduling |
JP2000330785A (ja) * | 1999-05-18 | 2000-11-30 | Sharp Corp | 実時間プロセッサおよび命令実行方法 |
US6618800B1 (en) * | 2000-01-18 | 2003-09-09 | Systemonic Ag | Procedure and processor arrangement for parallel data processing |
GB2369464B (en) | 2000-11-27 | 2005-01-05 | Advanced Risc Mach Ltd | A data processing apparatus and method for saving return state |
US6857036B2 (en) * | 2001-07-17 | 2005-02-15 | Hewlett Packard Development Company, L.P. | Hardware method for implementing atomic semaphore operations using code macros |
US20030154347A1 (en) * | 2002-02-12 | 2003-08-14 | Wei Ma | Methods and apparatus for reducing processor power consumption |
US7539876B2 (en) | 2003-04-18 | 2009-05-26 | Via Technologies, Inc. | Apparatus and method for generating a cryptographic key schedule in a microprocessor |
US7532722B2 (en) | 2003-04-18 | 2009-05-12 | Ip-First, Llc | Apparatus and method for performing transparent block cipher cryptographic functions |
US7844053B2 (en) | 2003-04-18 | 2010-11-30 | Ip-First, Llc | Microprocessor apparatus and method for performing block cipher cryptographic functions |
US7529367B2 (en) | 2003-04-18 | 2009-05-05 | Via Technologies, Inc. | Apparatus and method for performing transparent cipher feedback mode cryptographic functions |
US7502943B2 (en) | 2003-04-18 | 2009-03-10 | Via Technologies, Inc. | Microprocessor apparatus and method for providing configurable cryptographic block cipher round results |
US7925891B2 (en) | 2003-04-18 | 2011-04-12 | Via Technologies, Inc. | Apparatus and method for employing cryptographic functions to generate a message digest |
US7542566B2 (en) | 2003-04-18 | 2009-06-02 | Ip-First, Llc | Apparatus and method for performing transparent cipher block chaining mode cryptographic functions |
US7529368B2 (en) | 2003-04-18 | 2009-05-05 | Via Technologies, Inc. | Apparatus and method for performing transparent output feedback mode cryptographic functions |
US7321910B2 (en) | 2003-04-18 | 2008-01-22 | Ip-First, Llc | Microprocessor apparatus and method for performing block cipher cryptographic functions |
US7519833B2 (en) | 2003-04-18 | 2009-04-14 | Via Technologies, Inc. | Microprocessor apparatus and method for enabling configurable data block size in a cryptographic engine |
US7392400B2 (en) | 2003-04-18 | 2008-06-24 | Via Technologies, Inc. | Microprocessor apparatus and method for optimizing block cipher cryptographic functions |
US7900055B2 (en) | 2003-04-18 | 2011-03-01 | Via Technologies, Inc. | Microprocessor apparatus and method for employing configurable block cipher cryptographic algorithms |
US7536560B2 (en) | 2003-04-18 | 2009-05-19 | Via Technologies, Inc. | Microprocessor apparatus and method for providing configurable cryptographic key size |
CN100495324C (zh) * | 2006-07-27 | 2009-06-03 | 中国科学院计算技术研究所 | 复杂指令集体系结构中的深度优先异常处理方法 |
US9367323B2 (en) | 2012-06-15 | 2016-06-14 | International Business Machines Corporation | Processor assist facility |
US9436477B2 (en) | 2012-06-15 | 2016-09-06 | International Business Machines Corporation | Transaction abort instruction |
US9348642B2 (en) | 2012-06-15 | 2016-05-24 | International Business Machines Corporation | Transaction begin/end instructions |
US9336046B2 (en) | 2012-06-15 | 2016-05-10 | International Business Machines Corporation | Transaction abort processing |
US9317460B2 (en) | 2012-06-15 | 2016-04-19 | International Business Machines Corporation | Program event recording within a transactional environment |
US20130339680A1 (en) | 2012-06-15 | 2013-12-19 | International Business Machines Corporation | Nontransactional store instruction |
US8688661B2 (en) | 2012-06-15 | 2014-04-01 | International Business Machines Corporation | Transactional processing |
US9740549B2 (en) | 2012-06-15 | 2017-08-22 | International Business Machines Corporation | Facilitating transaction completion subsequent to repeated aborts of the transaction |
US9442737B2 (en) | 2012-06-15 | 2016-09-13 | International Business Machines Corporation | Restricting processing within a processor to facilitate transaction completion |
US8966324B2 (en) | 2012-06-15 | 2015-02-24 | International Business Machines Corporation | Transactional execution branch indications |
US9384004B2 (en) | 2012-06-15 | 2016-07-05 | International Business Machines Corporation | Randomized testing within transactional execution |
US8880959B2 (en) | 2012-06-15 | 2014-11-04 | International Business Machines Corporation | Transaction diagnostic block |
US8682877B2 (en) | 2012-06-15 | 2014-03-25 | International Business Machines Corporation | Constrained transaction execution |
US9361115B2 (en) | 2012-06-15 | 2016-06-07 | International Business Machines Corporation | Saving/restoring selected registers in transactional processing |
US9448796B2 (en) | 2012-06-15 | 2016-09-20 | International Business Machines Corporation | Restricted instructions in transactional execution |
US9772854B2 (en) | 2012-06-15 | 2017-09-26 | International Business Machines Corporation | Selectively controlling instruction execution in transactional processing |
US10437602B2 (en) | 2012-06-15 | 2019-10-08 | International Business Machines Corporation | Program interruption filtering in transactional execution |
CN110535790B (zh) * | 2019-08-23 | 2022-03-18 | 天津芯海创科技有限公司 | 基于semaphore的交换芯片异常报文处理方法 |
US12039363B2 (en) * | 2022-06-29 | 2024-07-16 | Red Hat, Inc. | Synchronizing concurrent tasks using interrupt deferral instructions |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4435766A (en) * | 1981-06-16 | 1984-03-06 | International Business Machines Corporation | Nested resource control using locking and unlocking routines with use counter for plural processes |
CN85101313A (zh) * | 1985-04-01 | 1987-01-10 | 坦德姆计算机有限公司 | 增强的中央处理器(cpu)微转移结构 |
CN1030835A (zh) * | 1987-06-02 | 1989-02-01 | 德国Itt工业股份公司 | 中央处理器 |
US5499356A (en) * | 1989-12-29 | 1996-03-12 | Cray Research, Inc. | Method and apparatus for a multiprocessor resource lockout instruction |
WO1997030391A1 (en) * | 1996-02-16 | 1997-08-21 | Advanced Micro Devices, Inc. | A method and system for enabling and disabling functions in a peripheral device of a processor system |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5440049A (en) * | 1977-09-06 | 1979-03-28 | Toshiba Corp | Information process system |
US4236204A (en) | 1978-03-13 | 1980-11-25 | Motorola, Inc. | Instruction set modifier register |
US4764893A (en) * | 1985-04-26 | 1988-08-16 | International Business Machines Corporation | Noise-immune interrupt level sharing |
JPH03210649A (ja) * | 1990-01-12 | 1991-09-13 | Fujitsu Ltd | マイクロコンピュータおよびそのバスサイクル制御方法 |
JP2665813B2 (ja) * | 1990-02-23 | 1997-10-22 | 三菱電機株式会社 | 記憶制御装置 |
JPH05508496A (ja) * | 1990-06-11 | 1993-11-25 | クレイ、リサーチ、インコーポレーテッド | 命令をロードおよびフラグする方法および装置 |
JPH0467229A (ja) * | 1990-07-06 | 1992-03-03 | Hitachi Ltd | マイクロプロセッサおよびメモリシステム |
JPH0474229A (ja) * | 1990-07-17 | 1992-03-09 | Toshiba Corp | 情報処理装置 |
JPH04306735A (ja) * | 1991-04-04 | 1992-10-29 | Toshiba Corp | 非同期割込み禁止機構 |
US5301312A (en) * | 1991-08-21 | 1994-04-05 | International Business Machines Corporation | Method and system for utilizing benign fault occurrence to measure interrupt-blocking times |
US5283870A (en) * | 1991-10-04 | 1994-02-01 | Bull Hn Information Systems Inc. | Method and apparatus for avoiding processor deadly embrace in a multiprocessor system |
JPH05143322A (ja) * | 1991-11-15 | 1993-06-11 | Sanyo Electric Co Ltd | マイクロコンピユータ |
DE69326705T2 (de) * | 1992-02-14 | 2000-04-27 | Motorola, Inc. | Verfahren und Anordnung zur Feststellung der Befehlsablauffolge in einem Datenverarbeitungssystem |
US5590380A (en) * | 1992-04-22 | 1996-12-31 | Kabushiki Kaisha Toshiba | Multiprocessor system with processor arbitration and priority level setting by the selected processor |
JPH06110846A (ja) * | 1992-09-25 | 1994-04-22 | Fujitsu Ltd | 排他制御方式 |
-
1997
- 1997-11-03 US US08/963,321 patent/US6000029A/en not_active Expired - Lifetime
-
1998
- 1998-10-14 TW TW087117065A patent/TW494363B/zh not_active IP Right Cessation
- 1998-10-26 EP EP98120220A patent/EP0913767B1/en not_active Expired - Lifetime
- 1998-10-26 DE DE69810064T patent/DE69810064T2/de not_active Expired - Fee Related
- 1998-10-30 SG SG1998004357A patent/SG71861A1/en unknown
- 1998-10-30 JP JP31026898A patent/JP4883824B2/ja not_active Expired - Fee Related
- 1998-10-30 SG SG200106112A patent/SG101487A1/en unknown
- 1998-11-02 CN CN98121455A patent/CN1098487C/zh not_active Expired - Lifetime
- 1998-11-03 KR KR1019980046900A patent/KR100588790B1/ko not_active IP Right Cessation
-
1999
- 1999-10-22 US US09/425,469 patent/US6237089B1/en not_active Expired - Lifetime
- 1999-11-12 HK HK99105223A patent/HK1020218A1/xx not_active IP Right Cessation
-
2009
- 2009-02-18 JP JP2009035190A patent/JP4750865B2/ja not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4435766A (en) * | 1981-06-16 | 1984-03-06 | International Business Machines Corporation | Nested resource control using locking and unlocking routines with use counter for plural processes |
CN85101313A (zh) * | 1985-04-01 | 1987-01-10 | 坦德姆计算机有限公司 | 增强的中央处理器(cpu)微转移结构 |
CN1030835A (zh) * | 1987-06-02 | 1989-02-01 | 德国Itt工业股份公司 | 中央处理器 |
US5499356A (en) * | 1989-12-29 | 1996-03-12 | Cray Research, Inc. | Method and apparatus for a multiprocessor resource lockout instruction |
WO1997030391A1 (en) * | 1996-02-16 | 1997-08-21 | Advanced Micro Devices, Inc. | A method and system for enabling and disabling functions in a peripheral device of a processor system |
Also Published As
Publication number | Publication date |
---|---|
KR100588790B1 (ko) | 2006-10-04 |
JP4750865B2 (ja) | 2011-08-17 |
DE69810064T2 (de) | 2003-04-17 |
JP4883824B2 (ja) | 2012-02-22 |
EP0913767B1 (en) | 2002-12-11 |
SG71861A1 (en) | 2000-04-18 |
JP2009104675A (ja) | 2009-05-14 |
TW494363B (en) | 2002-07-11 |
US6237089B1 (en) | 2001-05-22 |
SG101487A1 (en) | 2004-01-30 |
KR19990044957A (ko) | 1999-06-25 |
EP0913767A3 (en) | 2000-01-26 |
US6000029A (en) | 1999-12-07 |
DE69810064D1 (de) | 2003-01-23 |
EP0913767A2 (en) | 1999-05-06 |
JPH11219302A (ja) | 1999-08-10 |
CN1216375A (zh) | 1999-05-12 |
HK1020218A1 (en) | 2000-03-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1098487C (zh) | 用于影响数据处理器中的顺序指令处理的方法和装置 | |
CA1223371A (en) | System for by-pass control in pipeline operation of computer | |
US4177513A (en) | Task handling apparatus for a computer system | |
EP0533337A1 (en) | Apparatus and method for resolving dependencies among a plurality of instructions within a storage device | |
CN1309350A (zh) | 包含一个中断强制寄存器的灵活中断控制器 | |
CN113535423A (zh) | 具有在预置未来时间执行指令的流水线控制的微处理器 | |
EP0735462A2 (en) | Method and apparatus for selectively controlling interrupt latency in a data processing system | |
EP0777877B1 (en) | Processing system, processor, memory storing instruction stream and compiler | |
US7376820B2 (en) | Information processing unit, and exception processing method for specific application-purpose operation instruction | |
CN1716184A (zh) | 处理器和流水线重配置控制方法 | |
EP0482200B1 (en) | Interrupt processing system | |
US5778247A (en) | Multi-pipeline microprocessor with data precision mode indicator | |
US6070218A (en) | Interrupt capture and hold mechanism | |
JP3822568B2 (ja) | イベント処理 | |
EP0497579B1 (en) | Circuit for executing conditional branch instructions in a pipelined processor | |
EP2159692A1 (en) | Information processor and load arbitration control method | |
US5283891A (en) | Error information saving apparatus of computer | |
US7124288B2 (en) | Programmable unit with a stack buffer storage device configurable into discrete shadow storage elements accessible by a plurality of command execution units | |
CN1627253A (zh) | 条件控制管理装置及方法 | |
JP2990800B2 (ja) | 割込み処理装置 | |
EP0211487A1 (en) | Conditional operations in computers | |
CN1669004A (zh) | 不中断处理器操作即可判断处理器状态的方法与装置 | |
JPH07182165A (ja) | コミット条件付き命令の処理方法およびその装置 | |
RU2101759C1 (ru) | Вычислительное устройство с чередующимся обслуживанием нескольких командных потоков | |
CN116088942A (zh) | 指令执行方法、装置、芯片和计算机设备 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: FREEDOM SEMICONDUCTORS CO. Free format text: FORMER OWNER: MOTOROLA, INC. Effective date: 20040820 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20040820 Address after: Texas in the United States Patentee after: FreeScale Semiconductor Address before: Illinois Instrunment Patentee before: Motorola, Inc. |
|
C56 | Change in the name or address of the patentee |
Owner name: FISICAL SEMICONDUCTOR INC. Free format text: FORMER NAME: FREEDOM SEMICONDUCTOR CORP. |
|
CP01 | Change in the name or title of a patent holder |
Address after: Texas in the United States Patentee after: FREESCALE SEMICONDUCTOR, Inc. Address before: Texas in the United States Patentee before: FreeScale Semiconductor |
|
CX01 | Expiry of patent term |
Granted publication date: 20030108 |
|
CX01 | Expiry of patent term |