CN109782573A - Electronic clock generating device and chip - Google Patents
Electronic clock generating device and chip Download PDFInfo
- Publication number
- CN109782573A CN109782573A CN201711117817.7A CN201711117817A CN109782573A CN 109782573 A CN109782573 A CN 109782573A CN 201711117817 A CN201711117817 A CN 201711117817A CN 109782573 A CN109782573 A CN 109782573A
- Authority
- CN
- China
- Prior art keywords
- energy
- voltage
- travelling wave
- switch
- wave tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Dc-Dc Converters (AREA)
- Charge And Discharge Circuits For Batteries Or The Like (AREA)
Abstract
The present invention provides a kind of electronic clock generating device and chip, the electronic clock generating device includes: the voltage-reference, for charging in the first period to first energy-storage travelling wave tube;The voltage stabilizing element is powered with predeterminated voltage to the first resistor for obtaining the electric energy in first energy-storage travelling wave tube in the second period, and in first period and second period;The current output circuit, for exporting the first electric current to the second resistance, so that: the voltage of the first end of the second resistance is the predeterminated voltage;And the second electric current is exported to second energy-storage travelling wave tube;The clock output circuit, for the voltage of second energy-storage travelling wave tube and the reference voltage of the voltage-reference;The first level signal and second electrical level signal are exported, first level signal and the second electrical level signal constitute clock signal.Influence present invention reduces production technology and working environment to the clock signal of output.
Description
Technical field
The present invention relates to electronic clock design field more particularly to a kind of electronic clock generating devices and chip.
Background technique
In the art, the circuit in electronic system needs clock to carry out sequential operation, such as digital timing circuit, count/
Mould hybrid circuit etc..The clock frequency needed in different circuits is often different, in order to synchronize operation, it is desirable that these are different
Clock is all provided by the same clock source.
It is existing in the related technology, different clock frequencies can be obtained by raising frequency to the same clock source or frequency reducing
Clock signal, and then for each circuit module use, can use high-precision clock generator also to generate each circuit mould
The clock signal of clock frequency needed for block.
However, clock source is influenced vulnerable to production technology and/or working environment.For example, with process batch, temperature, voltage
Equal environmental changes, the clock source of generation can change.
Summary of the invention
The present invention provides a kind of electronic clock generating device and chip, with the clock source that solves to generate vulnerable to production technology
And/or the problem of working environment influence.
According to the first aspect of the invention, a kind of electronic clock generating device is provided, for obtaining from clock reference source
Clock signal, comprising: voltage-reference, the first energy-storage travelling wave tube, the second energy-storage travelling wave tube, first resistor, second resistance, pressure stabilizing member
Part, current output circuit, clock output circuit, first switch, second switch, third switch and the 4th switch;Wherein, described
One switch and the second switch are with opening or with closing, and the third switch and the 4th switch are the same as opening or with closing;
The voltage-reference connects the clock output circuit, the first end of the second resistance, second energy storage
The first end of element is all connected with the current output circuit, and the clock output circuit is also connected with the of second energy-storage travelling wave tube
One end;
Wherein, the first end of the first switch connects the first end of first energy-storage travelling wave tube, and second end is separately connected
The first end of the first end of the first resistor and the voltage stabilizing element;The first end connection of the second switch first storage
The second end of energy element, second end connect the first end of the second resistance;The first end connection of third switch described the
The first end of one energy-storage travelling wave tube, second end connect the voltage-reference;The first end connection described first of 4th switch
The second end of energy-storage travelling wave tube, second end connection ground;The first switch, the second switch, third switch and described the
Four switches are all connected with the clock reference source;
The clock reference source, for controlling the first switch and second switch closure, and institute in the first period
It states third switch and the 4th switch disconnects;The first switch is controlled in the second period and the second switch disconnects, and
The third switch and the described 4th closes the switch;Wherein, when first period and second period are adjacent two
Section, and first period and adjacent one second period constitute a benchmark week in the clock reference source
Phase;
The voltage-reference, for charging in first period to first energy-storage travelling wave tube;
The voltage stabilizing element, for obtaining the electric energy in first energy-storage travelling wave tube in second period, and described
First period and second period are powered with predeterminated voltage to the first resistor;
The current output circuit, for exporting the first electric current to the second resistance, so that: the second resistance
The voltage of first end is the predeterminated voltage;And the second electric current is exported to second energy-storage travelling wave tube;Wherein, first electric current
It is in ratio with second electric current;
The clock output circuit is exported for the voltage of second energy-storage travelling wave tube and the voltage-reference
Reference voltage;When the voltage of second energy-storage travelling wave tube is greater than the reference voltage, the first level signal is exported, and control institute
State the electric discharge of the second energy-storage travelling wave tube;When the voltage of second energy-storage travelling wave tube is less than the reference voltage, output second electrical level letter
Number, and control second energy-storage travelling wave tube and charged by second electric current;Wherein, first level signal and described second
Level signal constitutes the clock signal.
Optionally, the current output circuit includes operational amplifier and output sub-circuit, and the of the operational amplifier
One input terminal is connect with the first end of the voltage stabilizing element, the second input terminal and the second resistance of the operational amplifier
The output end of first end connection, the operational amplifier connects the output sub-circuit;The output sub-circuit respectively with it is described
The first end of second resistance is connected with the first end of second energy-storage travelling wave tube;
The operational amplifier exports first electric current to the second resistance for controlling the output sub-circuit,
And it controls the output sub-circuit and exports second electric current to second energy-storage travelling wave tube.
Optionally, the output sub-circuit includes the first metal-oxide-semiconductor and the second metal-oxide-semiconductor, first metal-oxide-semiconductor and described second
The grid of metal-oxide-semiconductor is all connected with the output end of the operational amplifier, and the drain electrode of first metal-oxide-semiconductor connects the second resistance
First end, the drain electrode of second metal-oxide-semiconductor connect the first end of second energy-storage travelling wave tube, first metal-oxide-semiconductor and described the
The source electrode of two metal-oxide-semiconductors is all connected with power supply.
Optionally, first metal-oxide-semiconductor and second metal-oxide-semiconductor are PMOS tube.
Optionally, the clock output circuit includes comparator and charge and discharge electronic circuit, the first input of the comparator
End connects the first end of second energy-storage travelling wave tube, and the second input terminal of the comparator is connect with the voltage-reference, institute
The output end for stating comparator is connect with the charge and discharge electronic circuit, and the charge and discharge electronic circuit is also connected with second energy-storage travelling wave tube
First end;
The comparator, for the voltage of second energy-storage travelling wave tube and the reference voltage of the voltage-reference;
When the voltage of second energy-storage travelling wave tube is greater than the reference voltage, first level signal is exported;In second storage
When the voltage of energy element is less than the reference voltage, the second electrical level signal is exported;
The charge and discharge electronic circuit, the signal of the output end for obtaining the comparator export institute in the comparator
When stating the first level signal, the second energy-storage travelling wave tube electric discharge is controlled, when the comparator exports the second electrical level signal,
Second energy-storage travelling wave tube is controlled to charge by second electric current.
Optionally, the charge and discharge electronic circuit includes charge and discharge switch, and the charge and discharge switch is set to second storage
Between the first end and low potential point of energy element;The control terminal of the charge and discharge switch connects the output end of the comparator.
Optionally, the current potential of the second end of the second resistance and the second end of second energy-storage travelling wave tube and the low electricity
Site is equal.
Optionally, the device, further includes: trigger, the trigger are connect with the clock output circuit;
The trigger is for being adjusted at least one of the frequency, phase, duty ratio of the clock signal.
Optionally, the voltage-reference include the first a reference source and the second a reference source, first a reference source with it is described
The second end connection of third switch, second a reference source connect the clock output circuit;
First a reference source, for charging in first period to first energy-storage travelling wave tube;
Second a reference source, for exporting the reference voltage to the clock output circuit.
According to the second aspect of the invention, a kind of chip is provided, comprising: according to a first aspect of the present invention and its optional side
Electronic clock generating device involved in case.
Electronic clock generating device and chip provided by the invention, by voltage-reference in the first period to described first
Energy-storage travelling wave tube charging, voltage stabilizing element obtain the electric energy in first energy-storage travelling wave tube in the second period, and in first period
It is powered with predeterminated voltage to the first resistor with second period and the current output circuit is to the second resistance
The first electric current is exported, so that: the voltage of the first end of the second resistance is the predeterminated voltage, can make first resistor
The electric energy of consumption can be equivalent to the electric energy of the first energy-storage travelling wave tube charging;It is also first to second energy storage by current output circuit
Part exports the second electric current;Wherein, first electric current and second electric current compare in ratio and the clock output circuit
The voltage of second energy-storage travelling wave tube and the reference voltage of the voltage-reference export the first level signal and second electrical level letter
Number, realize the output of clock signal.The present invention can make first resistor, second resistance, the first energy-storage travelling wave tube, the second energy storage
The influence of suffered production technology and working environment offsets each other between element, reduces production technology and working environment to output
The influence of clock signal.
Detailed description of the invention
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technical description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
Some embodiments of invention without any creative labor, may be used also for those of ordinary skill in the art
To obtain other drawings based on these drawings.
Fig. 1 is the circuit diagram one of an electronic clock generating device of the invention;
Fig. 2 is the circuit diagram two of an electronic clock generating device of the invention;
Fig. 3 is the circuit diagram three of an electronic clock generating device of the invention;
Fig. 4 is the circuit diagram four of an electronic clock generating device of the invention;
Fig. 5 is the circuit diagram five of an electronic clock generating device of the invention;
Fig. 6 is the circuit diagram six of an electronic clock generating device of the invention;
Fig. 7 is the circuit diagram seven of an electronic clock generating device of the invention;
Fig. 8 is the circuit diagram eight of an electronic clock generating device of the invention.
Specific embodiment
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation description, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts every other
Embodiment shall fall within the protection scope of the present invention.
Description and claims of this specification and term " first ", " second ", " third " " in above-mentioned attached drawing
The (if present)s such as four " are to be used to distinguish similar objects, without being used to describe a particular order or precedence order.It should manage
The data that solution uses in this way are interchangeable under appropriate circumstances, so that the embodiment of the present invention described herein for example can be to remove
Sequence other than those of illustrating or describe herein is implemented.In addition, term " includes " and " having " and theirs is any
Deformation, it is intended that cover it is non-exclusive include, for example, containing the process, method of a series of steps or units, system, production
Product or equipment those of are not necessarily limited to be clearly listed step or unit, but may include be not clearly listed or for this
A little process, methods, the other step or units of product or equipment inherently.
Technical solution of the present invention is described in detail with specifically embodiment below.These specific implementations below
Example can be combined with each other, and the same or similar concept or process may be repeated no more in some embodiments.
Fig. 1 is the circuit diagram one of an electronic clock generating device of the invention.
With reference to Fig. 1, the device is used for from clock reference source U4Obtain clock signal, comprising: voltage-reference U1,
One energy-storage travelling wave tube C1, the second energy-storage travelling wave tube C2, first resistor R1, second resistance R2, voltage stabilizing element CP, current output circuit U2, when
Clock output circuit U3, first switch S1, second switch S2, third switch S3With the 4th switch S4;Wherein, the first switch S1With
The second switch S2It opens together or closes together, the third switch S3With the 4th switch S4It opens together or closes together.
The voltage-reference U1Connect the clock output circuit U3, the second resistance R2First end, described second
Energy-storage travelling wave tube C2First end be all connected with the current output circuit U2, the clock output circuit U3It is also connected with second storage
It can element C2First end;
The first switch S1First end connect the first energy-storage travelling wave tube C1First end, second end is separately connected institute
State first resistor R1First end and the voltage stabilizing element CPFirst end;The second switch S2First end connection described the
One energy-storage travelling wave tube C1Second end, second end connects the second resistance R2First end.
The third switch S3First end connect the first energy-storage travelling wave tube C1First end, second end connects the electricity
Press a reference source U1;The 4th switch S4First end connect the first energy-storage travelling wave tube C1Second end, second end connection ground;
The first switch S1, the second switch S2, the third switch S3With the 4th switch S4It is all connected with the clock reference source U4。
The clock reference source U4, for controlling the first switch S in the first period1With the second switch S2Closure,
And the third switch S3With the 4th switch S4It disconnects;The first switch S is controlled in the second period1It is opened with described second
Close S2It disconnects, and the third switch S3With the 4th switch S4Closure;Wherein, first period and second period
For two adjacent periods, and first period and adjacent one second period constitute the clock reference source
U4A reference period.
Wherein, clock reference source U4It can be used for exporting a kind of signal respectively to first switch S1With second switch S2, output
Another signal is to third switch S3With the 4th switch S4, so that: first switch S1With second switch S2When closure, third is opened
Close S3With the 4th switch S4It disconnects;First switch S1With second switch S2When disconnection, third switch S3With the 4th switch S4Closure.When
Clock a reference source U4Period, as reference period Tr, corresponding frequency is benchmark frequency fr。
Clock reference source U4It can be enumerated as general RC clock, phaselocked loop (PLL, Phase Locked Loop) clock
Or the circuit modules such as crystal oscillator clock, exportable amplitude is identical, frequency is identical, two kinds of signals of opposite in phase, two kinds of signals
It as exports to first switch S1With second switch S2A kind of signal, with output to third switch S3With the 4th switch S4It is another
A kind of signal.
Pass through first switch S1, second switch S2, third switch S3With the 4th switch S4Design, the first storage may be implemented
It can element C1Charge and discharge control so that: the first energy-storage travelling wave tube C1When charging, voltage stabilizing element CPWith first resistor R1
Charged energy, voltage stabilizing element C will not be consumedPObtain the first energy-storage travelling wave tube C1Electric energy when, the first energy-storage travelling wave tube C1It only discharges, no
Charging, thus due to voltage stabilizing element CPVoltage keeps predeterminated voltage V0It is constant, it is ensured that first resistor R1The electric energy of consumption can be with
Regard as and the first energy-storage travelling wave tube C1Charged energy is equal.
The voltage-reference U1, in first period to the first energy-storage travelling wave tube C1Charging;Can also be used in
Clock output circuit U3Outputting reference voltage.
The voltage stabilizing element CP, for obtaining the first energy-storage travelling wave tube C in second period1In electric energy, and in institute
The first period and second period are stated with predeterminated voltage V0To the first resistor R1Power supply.
The current output circuit U2, it is used for the second resistance R2Export the first electric current I1, so that: described second
Resistance R2First end voltage be the predeterminated voltage V0;And to the second energy-storage travelling wave tube C2Export the second electric current I2;Its
In, the first electric current I1With the second electric current I2In ratio.
The clock output circuit U3, it is used for the second energy-storage travelling wave tube C2Voltage and the voltage-reference U1
The reference voltage of output;In the second energy-storage travelling wave tube C2Voltage be greater than the reference voltage when, export the first level signal,
And control the second energy-storage travelling wave tube electric discharge;In the second energy-storage travelling wave tube C2Voltage be less than the reference voltage when, output
Second electrical level signal, and control the second energy-storage travelling wave tube C2Pass through the second electric current I2Charging;Wherein, first level
Signal and the second electrical level signal constitute the clock signal.
The clock signal that electronic clock generating device generates, by the first level signal and second electrical level signal being alternately produced
It is constituted, the first level signal can be high level signal, and second electrical level signal can be low level signal.
First energy-storage travelling wave tube C1First capacitor, the second energy-storage travelling wave tube C can be used2Can use the second capacitor, other can
It selects in embodiment, the element of charge can also be can store for other.Voltage stabilizing element CPCan use electric capacity of voltage regulation, other can
It selects in embodiment, voltage stabilizing element CPAlso can choose other can produce the device of voltage regulation result, such as filter.If pressure stabilizing
Element CPFor electric capacity of voltage regulation, then since the capacitance of electric capacity of voltage regulation is sufficiently large, the voltage change of electric capacity of voltage regulation is minimum, both ends electricity
Pressure can regard stable voltage as, it may be assumed that so that first resistor R1Charge is consumed under the stable voltage.In addition, voltage stabilizing element CP's
Second end and first resistor R1Second end can be grounded or other same low potential.
Due to voltage stabilizing element CPFirst end and first resistor R1First end connection, and it is always first resistor R1It mentions
For predeterminated voltage V0Power supply, the first energy-storage travelling wave tube C in the first period can be made1Received rechargeable electrical energy, with the first period and
First resistor R in second period1The electric energy of consumption is equal, and then can be in reference frequency fr, the first energy-storage travelling wave tube C1Capacitor
Value, predeterminated voltage V0And first resistor R1Resistance value between establish quantitative relationship.
Specifically, electric energy can be characterized by the quantity of electric charge, then:
First energy-storage travelling wave tube C1The quantity of electric charge Q of charging+It can characterize are as follows:
Q+=VR1·C1;
Wherein, VR1For voltage-reference U1To the first energy-storage travelling wave tube C1The charging voltage of charging.
Due to voltage stabilizing element CPVoltage, i.e., to first resistor R1The voltage of charging remains unchanged.
First resistor R1The quantity of electric charge Q of consumption-It can characterize are as follows:
Due to the first energy-storage travelling wave tube C1Rechargeable electrical energy is equal to first resistor R1The electric energy of consumption, then have:
Q+=Q-;
So available:
Wherein, TrFor clock reference source U4Reference period;frFor clock reference source U4Reference frequency, due to fr=1/
Tr, then have:
V0=VR1·C1·R1·fr。
Due to the second resistance R2First end voltage be the predeterminated voltage V0, the second energy-storage travelling wave tube of Xiang Suoshu C2
Export the second electric current I2, the first electric current I1With the second electric current I2In ratio and the clock output circuit U3Compare
The second energy-storage travelling wave tube C2Voltage and the voltage-reference U1Reference voltage export clock signal;It can be in the first storage
It can element C1Capacitance, the second energy-storage travelling wave tube C2Capacitance, first resistor R1Resistance value and second resistance R2Resistance value
Between establish quantitative relationship.
Specifically, the first electric current I1It can characterize are as follows:
According to the second energy-storage travelling wave tube C2Charging principle, Ke Yiyou:
I2·T0=VR2·C2;
Wherein, VR2For voltage-reference U1To clock output circuit U3The reference voltage of output.
If the first electric current I1With the second electric current I2The ratio of current value is a, it may be assumed that I2=aI1;
Due to f0=1/T0, then have:
Wherein, f0For clock output circuit U3The frequency of output signal, T0For clock output circuit U3The week of output signal
Phase can be clock frequency and the clock cycle of output clock signal.
IfGreater than 1, it can be achieved that clock frequency f0Relative to reference frequency frRaising frequency;IfLess than 1, it can be achieved that clock frequency f0Relative to reference frequency frFrequency reducing.As it can be seen that the present embodiment realizes
Arbitrary raising frequency and frequency reducing export, it can from clock reference source U4The clock signal for obtaining any frequency dividing ratio, in integrated circuit
In, it is thereinCan accomplish it is unrelated with production technology, working environment, so, the raising frequency and frequency reducing can be with
It is unrelated with production technology and working environment.It can be appreciated that frequency dividing ratio, when it is greater than 1, then can be realized
Raising frequency then can be realized frequency reducing when it is less than 1.In addition, integer raising frequency and frequency reducing may include by the above frequency dividing ratio, and
The raising frequency of non-integer and frequency reducing, the present embodiment have universality for a variety of raising frequencies and frequency reducing demand.
Therefrom as it can be seen that based on the quantitative relationship that foregoing circuit is established, the first energy-storage travelling wave tube C can be made1With the second storage
It can element C2And first resistor R1With second resistance R2Between the influence of suffered production technology and working environment offset each other, drop
The low influence of production technology and working environment to the clock signal of output.
Fig. 2 is the circuit diagram two of an electronic clock generating device of the invention.
With reference to Fig. 2, the current output circuit U2Including operational amplifier A1With output sub-circuit U21, the operation amplifier
Device A1First input end and the voltage stabilizing element CPFirst end connection, the operational amplifier A1The second input terminal and institute
State second resistance R2First end connection, the operational amplifier A1Output end connect the output sub-circuit U21;It is described defeated
Sub-circuit U out21Respectively with the second resistance R2First end and the second energy-storage travelling wave tube C2First end connection.
The operational amplifier A1, for controlling the output sub-circuit U21To the second resistance R2Export described first
Electric current I1, and control the output sub-circuit U21To the second energy-storage travelling wave tube C2Export the second electric current I2。
Due to operational amplifier A1First input end connect voltage stabilizing element CPFirst end, input voltage is default electricity
Press V0, the second input terminal connection second resistance R2First end, voltage is also predeterminated voltage V0, due to operational amplifier A1's
The voltage of first input end and the second input terminal is always consistent, operational amplifier A1Output signal remain unchanged, can be with
Always control output sub-circuit U21Export the first electric current I1With the second electric current I2。
Fig. 3 is the circuit diagram three of an electronic clock generating device of the invention.
With reference to Fig. 3, the output sub-circuit U21Including the first metal-oxide-semiconductor Q1With the second metal-oxide-semiconductor Q2, the first metal-oxide-semiconductor Q1With
The second metal-oxide-semiconductor Q2Grid be all connected with the operational amplifier A1Output end, the first metal-oxide-semiconductor Q1Drain electrode connection
The second resistance R2First end, the second metal-oxide-semiconductor Q2Drain electrode connect the second energy-storage travelling wave tube C2First end, institute
State the first metal-oxide-semiconductor Q1With the second metal-oxide-semiconductor Q2Source electrode be all connected with power supply U5。
First metal-oxide-semiconductor Q1With the second metal-oxide-semiconductor Q2, can be PMOS tube (full name in English positive channel Metal
Oxide Semiconductor).First metal-oxide-semiconductor Q1With the second metal-oxide-semiconductor Q2It can be identical size, so that the first electric current I1With
Second electric current I2Equal, i.e. a can be 1;First metal-oxide-semiconductor Q1With the second metal-oxide-semiconductor Q2Or different sizes, so that a is
Other values.
A therein can accomplish very accurately, not change with environmental changes such as process batch, temperature, voltages, in turn
Reduce influence of the clock signal by environmental changes such as process batch, temperature, voltages.
First metal-oxide-semiconductor Q therein1With the second metal-oxide-semiconductor Q2It could alternatively be the metal-oxide-semiconductor of cascade system.Export sub-circuit U21,
The first electric current I can be exported to be any other1With the second electric current I2Circuit structure, enumerate can for current mirror so that
First electric current I1With the second electric current I2It is equal.
If the first electric current I1With the second electric current I2It is equal, then have:
Fig. 4 is the circuit diagram four of an electronic clock generating device of the invention.
With reference to Fig. 4, the clock output circuit U3Including comparator CMP and charge and discharge electronic circuit U31, the comparator CMP
First input end connect the second energy-storage travelling wave tube C2First end, the second input terminal of the comparator CMP and the electricity
Press a reference source U1Connection, the output end of the comparator CMP and the charge and discharge electronic circuit U31Connection, the charge and discharge electronic circuit
U31It is also connected with the second energy-storage travelling wave tube C2First end.
The comparator CMP is used for the second energy-storage travelling wave tube C2Voltage and the voltage-reference U1Benchmark
Voltage;In the second energy-storage travelling wave tube C2Voltage be greater than the reference voltage when, export the first level signal;Described second
Energy-storage travelling wave tube C2Voltage be less than the reference voltage when, export second electrical level signal.
The charge and discharge electronic circuit U31, the signal of the output end for obtaining the comparator CMP, in the comparator
When CMP exports first level signal, the second energy-storage travelling wave tube C is controlled2Electric discharge, described in comparator CMP output
When second electrical level signal, the second energy-storage travelling wave tube C is controlled2Pass through the second electric current I2Charging.
That compared due to comparator CMP is the second energy-storage travelling wave tube C2Voltage and reference voltage, comparator CMP output letter
It number is understood that as according to the second energy-storage travelling wave tube C2The charge and discharge time obtain, it is available required by the embodiment
Clock signal.Simultaneously as the second energy-storage travelling wave tube C of control2Charge and discharge are also comparator CMP, which can be effective
Simplify device.
Fig. 5 is the circuit diagram five of an electronic clock generating device of the invention.
With reference to Fig. 5, the charge and discharge electronic circuit U31Including charge and discharge switch SR, the charge and discharge switch SRIt is set to described
Second energy-storage travelling wave tube C2First end and low potential point between;The charge and discharge switch SRControl terminal connect the comparator
The output end of CMP.
When comparator CMP exports the first level signal, charge and discharge switch S is controlledRWhen closure, the second energy-storage travelling wave tube C2's
First end connects low potential, it can be achieved that the second energy-storage travelling wave tube C2Electric discharge, when electric discharge so that the second energy-storage travelling wave tube C2Voltage be lower than
After reference voltage, the output signal variation of comparator CMP is second electrical level signal, controls charge and discharge switch SRIt disconnects, the second storage
It can element C2First end be not connected with low potential, current output circuit U2It can be to the second energy-storage travelling wave tube C2Charging, is higher than when charging to
After reference voltage, the output signal variation of comparator CMP is the first level signal, can control charge and discharge switch SRClosure, again
It realizes to the second energy-storage travelling wave tube C2Electric discharge.
In one of embodiment, the second resistance R2Second end and the second energy-storage travelling wave tube C2Second end
Current potential it is equal with the low potential point.That is the second energy-storage travelling wave tube C2Second end, second resistance R2Second end be connected to it is low
Current potential, the low potential can be ground.
Fig. 6 is the circuit diagram six of an electronic clock generating device of the invention.
With reference to Fig. 6, the device, further includes: trigger TR, the trigger TR and the clock output circuit U3Even
It connects;The trigger TR is for being adjusted at least one of the frequency, phase, duty ratio of the clock signal.
Under the embodiment, trigger TR is to clock output circuit U3The clock signal of output is adjusted, and is adjusted with exporting
Clock signal after whole.For example, the clock signal for being 50% if necessary to duty ratio, then can use trigger TR clock is defeated
Circuit U out3The output frequency of the clock signal of output halves;At this point, trigger TR can be T trigger.
Fig. 7 is the circuit diagram seven of an electronic clock generating device of the invention.
With reference to Fig. 7, the voltage-reference U1, may include the first a reference source U11With the second a reference source U12, can be
Voltage source, first a reference source and the third switch S3Second end connection, can be used in the first period to described first
Energy-storage travelling wave tube C1Charging voltage VR is provided1, to realize the first energy-storage travelling wave tube C1Charging,;The second a reference source U12Described in connection
Clock output circuit U3, it is used for the clock output circuit U3Export the reference voltage VR2。
First a reference source U11With the second a reference source U12It can be respectively different a reference source, or same a reference source,
If same a reference source, then it is understood that voltage-reference U1Can only include an a reference source, respectively with connect third switch
S3Second end and clock output circuit U3Connection.
According to same a reference source, then have:
If a therein is 1, have:
Fig. 8 is the circuit diagram eight of an electronic clock generating device of the invention.
Referring to FIG. 8, it is the circuit that complex chart 1 is obtained to the embodiment that Fig. 7 illustrates;Wherein, the first energy-storage travelling wave tube
C1Using first capacitor, the second energy-storage travelling wave tube C2Using the second capacitor, voltage stabilizing element CPUsing electric capacity of voltage regulation.First resistor R1With
The second end of first capacitor is grounded, the second end of the second capacitor, second resistance R2Second end and charge and discharge switch SRConnect
Ground.
The present embodiment additionally provides a kind of chip, comprising: electricity involved in aforementioned any embodiment and its optinal plan
Sub-clock generating device.
Finally, it should be noted that the above embodiments are only used to illustrate the technical solution of the present invention., rather than its limitations;To the greatest extent
Pipe present invention has been described in detail with reference to the aforementioned embodiments, those skilled in the art should understand that: its according to
So be possible to modify the technical solutions described in the foregoing embodiments, or to some or all of the technical features into
Row equivalent replacement;And these are modified or replaceed, various embodiments of the present invention technology that it does not separate the essence of the corresponding technical solution
The range of scheme.
Claims (10)
1. a kind of electronic clock generating device, for obtaining clock signal from clock reference source characterized by comprising voltage
A reference source, the first energy-storage travelling wave tube, the second energy-storage travelling wave tube, first resistor, second resistance, voltage stabilizing element, current output circuit, clock
Output circuit, first switch, second switch, third switch and the 4th switch;Wherein, the first switch and the second switch
With opening or with closing, the third switch and the 4th switch are the same as opening or with closing;
The voltage-reference connects the clock output circuit, the first end of the second resistance, second energy-storage travelling wave tube
First end be all connected with the current output circuit, the clock output circuit is also connected with the first of second energy-storage travelling wave tube
End;
Wherein, the first end of the first switch connects the first end of first energy-storage travelling wave tube, and second end is separately connected described
The first end of the first end of first resistor and the voltage stabilizing element;The first end of the second switch connects the first energy storage member
The second end of part, second end connect the first end of the second resistance;The first end connection of the third switch first storage
The first end of energy element, second end connect the voltage-reference;The first end of 4th switch connects first energy storage
The second end of element, second end connection ground;The first switch, the second switch, third switch and the described 4th are opened
Pass is all connected with the clock reference source;
The clock reference source, for controlling the first switch and second switch closure, and described the in the first period
Three switches and the 4th switch disconnect;The first switch is controlled in the second period and the second switch disconnects, and described
Third switch and the described 4th closes the switch;Wherein, first period and second period are two adjacent periods, and
One first period and adjacent one second period constitute a reference period in the clock reference source;
The voltage-reference, for charging in first period to first energy-storage travelling wave tube;
The voltage stabilizing element, for obtaining the electric energy in first energy-storage travelling wave tube in second period, and described first
Period and second period are powered with predeterminated voltage to the first resistor;
The current output circuit, for exporting the first electric current to the second resistance, so that: the first of the second resistance
The voltage at end is the predeterminated voltage;And the second electric current is exported to second energy-storage travelling wave tube;Wherein, first electric current and institute
The second electric current is stated in ratio;
The clock output circuit, the benchmark for the voltage of second energy-storage travelling wave tube and voltage-reference output
Voltage;When the voltage of second energy-storage travelling wave tube is greater than the reference voltage, the first level signal is exported, and controls described the
The electric discharge of two energy-storage travelling wave tubes;When the voltage of second energy-storage travelling wave tube is less than the reference voltage, second electrical level signal is exported, and
Second energy-storage travelling wave tube is controlled to charge by second electric current;Wherein, first level signal and the second electrical level
Signal constitutes the clock signal.
2. the apparatus according to claim 1, which is characterized in that the current output circuit includes operational amplifier and output
Sub-circuit, the first input end of the operational amplifier are connect with the first end of the voltage stabilizing element, the operational amplifier
Second input terminal is connect with the first end of the second resistance, and the output end of the operational amplifier connects the output electricity
Road;The output sub-circuit is connect with the first end of the first end of the second resistance and second energy-storage travelling wave tube respectively;
The operational amplifier exports first electric current to the second resistance for controlling the output sub-circuit, and controls
It makes the output sub-circuit and exports second electric current to second energy-storage travelling wave tube.
3. the apparatus of claim 2, which is characterized in that the output sub-circuit includes the first metal-oxide-semiconductor and the 2nd MOS
The grid of pipe, first metal-oxide-semiconductor and second metal-oxide-semiconductor is all connected with the output end of the operational amplifier, the first MOS
The drain electrode of pipe connects the first end of the second resistance, and the drain electrode of second metal-oxide-semiconductor connects the of second energy-storage travelling wave tube
The source electrode of one end, first metal-oxide-semiconductor and second metal-oxide-semiconductor is all connected with power supply.
4. device according to claim 3, which is characterized in that first metal-oxide-semiconductor and second metal-oxide-semiconductor are PMOS
Pipe.
5. the apparatus according to claim 1, which is characterized in that the clock output circuit includes comparator and charge and discharge electronics
Circuit, the first input end of the comparator connect the first end of second energy-storage travelling wave tube, the second input of the comparator
End is connect with the voltage-reference, and the output end of the comparator is connect with the charge and discharge electronic circuit, the charge and discharge electronics
Circuit is also connected with the first end of second energy-storage travelling wave tube;
The comparator, for the voltage of second energy-storage travelling wave tube and the reference voltage of the voltage-reference;Institute
When stating the voltage of the second energy-storage travelling wave tube greater than the reference voltage, first level signal is exported;In the second energy storage member
When the voltage of part is less than the reference voltage, the second electrical level signal is exported;
The charge and discharge electronic circuit, the signal of the output end for obtaining the comparator, in comparator output described the
When one level signal, the second energy-storage travelling wave tube electric discharge, when the comparator exports the second electrical level signal, control are controlled
Second energy-storage travelling wave tube is charged by second electric current.
6. device according to claim 5, which is characterized in that the charge and discharge electronic circuit includes charge and discharge switch, described
Charge and discharge switch is set between the first end of second energy-storage travelling wave tube and low potential point;The control of the charge and discharge switch
End connects the output end of the comparator.
7. device according to claim 6, which is characterized in that the second end of the second resistance and second energy storage member
The current potential of the second end of part is equal with the low potential point.
8. device according to any one of claims 1 to 7, which is characterized in that further include: trigger, the trigger with
The clock output circuit connection;
The trigger is for being adjusted at least one of the frequency, phase, duty ratio of the clock signal.
9. device according to any one of claims 1 to 7, which is characterized in that the voltage-reference includes the first benchmark
Source and the second a reference source, first a reference source are connect with the second end that the third switchs, and second a reference source connects institute
State clock output circuit;
First a reference source, for charging in first period to first energy-storage travelling wave tube;
Second a reference source, for exporting the reference voltage to the clock output circuit.
10. a kind of chip characterized by comprising electronic clock generating device according to any one of claims 1 to 9.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711117817.7A CN109782573B (en) | 2017-11-13 | 2017-11-13 | Electronic clock generating device and chip |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711117817.7A CN109782573B (en) | 2017-11-13 | 2017-11-13 | Electronic clock generating device and chip |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109782573A true CN109782573A (en) | 2019-05-21 |
CN109782573B CN109782573B (en) | 2021-01-26 |
Family
ID=66494460
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201711117817.7A Active CN109782573B (en) | 2017-11-13 | 2017-11-13 | Electronic clock generating device and chip |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109782573B (en) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4879505A (en) * | 1986-12-23 | 1989-11-07 | Analog Devices, Inc. | Temperature and power supply compensation circuit for integrated circuits |
CN2074471U (en) * | 1990-05-02 | 1991-04-03 | 林土胜 | Intelligent programable timing controller |
CN2345991Y (en) * | 1998-03-24 | 1999-10-27 | 沈阳大学 | Multifunction timing controller |
CN2513143Y (en) * | 2001-10-24 | 2002-09-25 | 李浩然 | Micro computer intelligent time controller |
CN103941793A (en) * | 2013-01-23 | 2014-07-23 | 精工电子有限公司 | Constant voltage circuit and analog electronic clock |
CN203982100U (en) * | 2014-04-02 | 2014-12-03 | 浙江海洋学院 | The electronic clock of automatic correcting time |
JP2017044649A (en) * | 2015-08-28 | 2017-03-02 | セイコーインスツル株式会社 | Electronic timepiece |
CN206149153U (en) * | 2016-09-21 | 2017-05-03 | 国网山东省电力公司青岛供电公司 | Clock circuit |
-
2017
- 2017-11-13 CN CN201711117817.7A patent/CN109782573B/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4879505A (en) * | 1986-12-23 | 1989-11-07 | Analog Devices, Inc. | Temperature and power supply compensation circuit for integrated circuits |
CN2074471U (en) * | 1990-05-02 | 1991-04-03 | 林土胜 | Intelligent programable timing controller |
CN2345991Y (en) * | 1998-03-24 | 1999-10-27 | 沈阳大学 | Multifunction timing controller |
CN2513143Y (en) * | 2001-10-24 | 2002-09-25 | 李浩然 | Micro computer intelligent time controller |
CN103941793A (en) * | 2013-01-23 | 2014-07-23 | 精工电子有限公司 | Constant voltage circuit and analog electronic clock |
CN203982100U (en) * | 2014-04-02 | 2014-12-03 | 浙江海洋学院 | The electronic clock of automatic correcting time |
JP2017044649A (en) * | 2015-08-28 | 2017-03-02 | セイコーインスツル株式会社 | Electronic timepiece |
CN206149153U (en) * | 2016-09-21 | 2017-05-03 | 国网山东省电力公司青岛供电公司 | Clock circuit |
Also Published As
Publication number | Publication date |
---|---|
CN109782573B (en) | 2021-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104796171B (en) | A kind of control circuit applied to SOI CMOS RF switches | |
CN102801304B (en) | There is the charge pump circuit of quickly startup | |
CN102832910B (en) | There is the relaxation oscillator of low-power consumption | |
CN102324912A (en) | Current control oscillator | |
WO2011081767A1 (en) | Temperature-stable oscillator circuit having frequency-to-current feedback | |
KR101991366B1 (en) | Electric power management apparatus and multi-source energy harvesting system using the same | |
CN105515370A (en) | Charge pump circuit and memory | |
CN110518896B (en) | Clock generating circuit and chip for providing arbitrary frequency and duty ratio | |
US7522433B2 (en) | Efficient voltage rail generation | |
CN115378459B (en) | Radio frequency switch control link, system and control method thereof | |
CN101622788A (en) | PLL frequency synthesizer | |
CN106289333A (en) | Capacitor charge and discharge control module and power frequency change-over circuit | |
CN103869854A (en) | Voltage generation circuit | |
CN103368500B (en) | For generating the pierce circuit of clock signal | |
CN104956591A (en) | Phase locked loop and method for operating the same | |
CN108432104B (en) | Bootstrap driving circuit and driving method thereof | |
CN109782573A (en) | Electronic clock generating device and chip | |
CN108123687A (en) | Pierce circuit with spread spectrum function | |
CN206195725U (en) | Take oscillator circuit of spread spectrum function | |
CN209710066U (en) | Signal generation device | |
CN103731102B (en) | A kind of oscillating circuit | |
CN202663367U (en) | Self-adaptive tuning system for continuous time filter | |
CN207218653U (en) | Any frequency dividing ratio clock generation circuit | |
CN115425955A (en) | Clock switching circuit, chip and terminal | |
CN108418419A (en) | Charge pump |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |