CN109144853A - A kind of software-defined radio SoC chip debugging system - Google Patents
A kind of software-defined radio SoC chip debugging system Download PDFInfo
- Publication number
- CN109144853A CN109144853A CN201810832363.XA CN201810832363A CN109144853A CN 109144853 A CN109144853 A CN 109144853A CN 201810832363 A CN201810832363 A CN 201810832363A CN 109144853 A CN109144853 A CN 109144853A
- Authority
- CN
- China
- Prior art keywords
- message
- debugging
- sequence number
- soc chip
- thread
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3644—Software debugging by instrumenting at runtime
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3664—Environments for testing or debugging software
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogram communication
- G06F9/544—Buffers; Shared memory; Pipes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogram communication
- G06F9/546—Message passing systems or structures, e.g. queues
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention discloses a kind of software-defined radio SoC chip debugging systems, belong to software-defined radio SoC chip Waveform Development technical field.The present invention stores Debugging message using the global variable in SoC chip baseband processor, and sends instruction by application processor and obtain Debugging message.The present invention is not necessarily to other hardware debugging tools when debugging baseband processor, easy to use, and does not influence baseband processor execution efficiency without frequently generating interruption during obtaining Debugging message.
Description
Technical field
The present invention relates to software-defined radio SoC chip Waveform Development technical field, be suitable for application processor and
Baseband processor is the Waveform Development process based on software-defined radio SoC chip of framework, and it is fixed to particularly relate to a kind of software
Adopted radio SoC chip debugging system.
Background technique
Software-defined radio SoC chip is increasingly becoming corpusculum because of the advantage that its integrated level is high, bus throughput is big at present
The preferred framework of product low-power consumption class equipment.Need to obtain tune during based on software-defined radio SoC chip exploitation waveform
Information is tried, for the data and logging program operational process during query processing.
Conventional debugging tools need the support of specialized hardware, such as Trace32, JBOX, however the above professional tool price
It is high and hardware is needed to reserve debugging interface, increase cost and hardware board area.In addition to this, software-defined radio SoC
Chip interior uses the framework of heterogeneous polynuclear, and conventional debugging tools often only support a certain seed type kernel, as JBOX is only supported
DSP debugging, causes to need a variety of debugging tool cross-references in debugging process, and the debugging for not being well positioned to meet engineer needs
It asks.
Summary of the invention
In view of the above-mentioned deficiencies in the prior art, it is an object of the present invention to provide a kind of software-defined radio SoC chip debugging
System, the system have the characteristics that it is easy to use, do not influence baseband processor execution efficiency.
To achieve the goals above, present invention employs following technical solutions:
A kind of software-defined radio SoC chip debugging system, including host computer and SoC chip, the SoC chip include
Application processor and baseband processor, operation has Debugging message to inquire thread, the baseband processor in the application processor
Middle operation has Debugging message to reply thread；
The Debugging message inquiry thread is for executing following steps:
(A1) inquiry instruction is received by host computer, according to the debugging agreement of predefined, by debugging channel, with inquiry
The mode of message replys thread to Debugging message and sends message sequence number and query information, meanwhile, pass through the standard output of host computer
Equipment exports the message sequence number and inquiry content of this inquiry；Wherein, message sequence number is a random number, and query information is for referring to
Determine the address of Debugging message to be checked and length in baseband processor；
(A2) it receives Debugging message and replys replying message for thread, believe from replying message middle extraction message sequence number and debugging
Breath exports message sequence number and Debugging message by the standard output device of host computer；
The Debugging message replys thread for executing following steps:
(B1) query messages that Debugging message inquiry thread is sent are received, message sequence number and query information are extracted, according to looking into
It askes address specified by information and length obtains Debugging message；
(B2) according to the debugging agreement of predefined, in the form that replies message by message corresponding to Debugging message and its
Serial number is sent to Debugging message inquiry thread by debugging channel.
Optionally, the query messages and the form replied message are structural body, which includes message sequence number, disappears
Cease ID and message content；The message sequence number is the random number that application processor generates, and is disappeared when baseband processor receives this
The serial number can be saved when breath, and adds the serial number when replying the message, for determining the ownership replied message；The message id
Debug-type for marking this to inquire or reply movement is corresponding；The message content is for storing query information or debugging
Information.
Optionally, the implementation in the debugging channel are as follows:
When application/baseband processor sends message to base band/application processor, it will inquire/reply message and be stored in SoC
It in the specified address of chip shared drive, then triggers base band/application processor and interrupts, base band/application processor response is interrupted
It is obtained from specified address afterwards and inquires/reply message.
Compared with prior art, the present invention has the following advantages:
(1) compared to the baseband processor debugging system of traditional SoC chip, which debugs work without other hardware
Tool, it is easy to use；
(2) debugging tool compared to other based on application processor and baseband processor interaction, the debugging tool are obtaining
Without frequently generating interruption during Debugging message, baseband processor execution efficiency is not influenced.
Detailed description of the invention
Fig. 1 is a structural block diagram of the embodiment of the present invention.
Specific embodiment
Present invention will be described in further detail below with reference to the accompanying drawings and specific embodiments.
As shown in Figure 1, a kind of software-defined radio SoC chip debugging system, including host computer and SoC chip, it is described
SoC chip includes application processor and baseband processor, creates tune by way of increasing application in the application processor
It tries information and inquires thread, joined Debugging message in the baseband processor by way of modifying kernel and reply thread；
The Debugging message inquiry thread is for executing following steps:
(A1) inquiry instruction is received by host computer, according to the debugging agreement of predefined, by debugging channel, with inquiry
The mode of message replys thread to Debugging message and sends message sequence number and query information, meanwhile, pass through the standard output of host computer
Equipment exports the message sequence number and inquiry content of this inquiry；Wherein, message sequence number is a random number, and query information is for referring to
Determine the address of Debugging message to be checked and length in baseband processor；
(A2) it receives Debugging message and replys replying message for thread, believe from replying message middle extraction message sequence number and debugging
Breath exports message sequence number and Debugging message by the standard output device of host computer；
The Debugging message replys thread for executing following steps:
(B1) query messages that Debugging message inquiry thread is sent are received, message sequence number and query information are extracted, according to looking into
It askes address specified by information and length obtains Debugging message；
(B2) according to the debugging agreement of predefined, in the form that replies message by message corresponding to Debugging message and its
Serial number is sent to Debugging message inquiry thread by debugging channel.
Optionally, the query messages and the form replied message are structural body, which includes message sequence number, disappears
Cease ID and message content；The message sequence number is the random number that application processor generates, and is disappeared when baseband processor receives this
The serial number can be saved when breath, and adds the serial number when replying the message, for determining the ownership replied message；The message id
Debug-type for marking this to inquire or reply movement is corresponding；The message content is for storing query information or debugging
Information.
Optionally, the implementation in the debugging channel are as follows:
When application/baseband processor sends message to base band/application processor, it will inquire/reply message and be stored in SoC
It in the specified address of chip shared drive, then triggers base band/application processor and interrupts, base band/application processor response is interrupted
It is obtained from specified address afterwards and inquires/reply message.
Specifically, in order to construct the debugging system, need to modify baseband processor and application processing in SoC chip in advance
A new thread is wherein respectively being added in the kernel of device.It modifies mode are as follows:
(1) the communication instruction collection of application processor and baseband processor is defined；
Communication instruction collection defines the debugging agreement of application processor and baseband processor.Application processor is according to will inquire
Information determine that Debugging message type, baseband processor are performed corresponding processing according to Debugging message type difference.Communication instruction
Collect the content debugged as needed to be defined by the user, by taking version information and working condition as an example, communication instruction collection is as follows:
Version information
| Debugging message type | 1st~4 byte | 5~N byte | |
| Query information | 0x0001 | In vain | In vain |
| Return information | 0x0001 | Version number, such as 0x20180323 | In vain |
Working condition
| Debugging message type | 1st byte | 2~N byte | |
| Query information | 0x0002 | In vain | In vain |
| Return information | 0x0002 | 0x00IDLE；0x01INIT；0x02NORM | In vain |
(2) the debugging message structural body of application processor and baseband processor is defined；
Debugging message structural body need to include message sequence number, message id and message content.Message sequence number is raw for application processor
At one group of random number, the serial number can be saved when baseband processor receives the message, and add the serial number when replying, be used for
Determine the ownership replied message；Message id is different according to the Debugging message type to be inquired, corresponding fixed ID is arranged, for knowing
Other Debugging message type；Message content mainly stores query information or Debugging message.
Debugging message structural body is described as follows:
Wherein, u16_seq indicates that message sequence number, u16_command state message id, and vp_msg_body is directed toward in message
Hold.
(3) application processor and baseband processor debugging channel are determined；
Message mechanism can be used if application processor and baseband processor are there are message mechanism for debugging channel, if not
There are message mechanisms then to need to establish debugging channel.Channel is debugged using interruption plus Sharing Memory Realization, when application/Base-Band Processing
Device when sending message to base band/application processor can by the specified address of message-length and message deposit in shared drive, with
It triggers base band/application processor afterwards to interrupt, fetching determines the message-length of address and disappears after base band/application processor response interruption
Breath.
(4) Debugging message query task is established in application processor；
The Debugging message query task of application processor need to be divided into transmission query messages and reception replies message two parts, and
Several branches respectively are set with reference to different Debugging message types according to debugging instruction collection in (1).Inquiry is sent when task is in
When message status, the random number that each branch generates 16 when being executed is filled as message sequence number to debugging message structural body
U16_seq simultaneously exports message sequence number using standard output device；The corresponding Debugging message type of the branch is then passed through into message
ID is indicated and is filled to the u16_command of debugging message structural body；Finally it is directed toward in the vp_msg_body of message structure body
Query information is filled in address and message is sent by debugging channel in (3).It is first when task, which is in, receives reply message status
First analysis replies message, and enters respective branch according to message id；Then reply message point according to debugging instruction collection in (1)
Analysis；Finally the Debugging message of reply and message sequence number are exported using standard output device.
(5) Debugging message is established in baseband processor replys task；
The Debugging message of baseband processor replys task and receives query messages post analysis query information, and is turned according to message id
Enter respective branch to be handled.In branch, message sequence number is recorded first；It will then be replied according to debugging instruction collection in (1)
Debugging message fill to the address for replying message middle vp_msg_body and being directed toward；Finally by the message sequence number recorded and message
ID fills u16_seq into replying message and u16_command respectively and sends message by debugging channel in (3).
The global variable in baseband processor can be read directly in this system, thus the Debugging message to be obtained,
And Debugging message is sent to by application processor by debugging channel when application processor sends instruction.The present invention is at application
The debugging function of baseband processor is realized in reason device, Debugging message is stored in local, obtains Debugging message when needing to check again,
Interruption will not be continually generated, therefore ensure that the execution efficiency of baseband processor.
In short, this system is easy to use, baseband processor execution efficiency is not influenced, is change important to one kind of the prior art
Into.
Claims (3)
1. a kind of software-defined radio SoC chip debugging system, which is characterized in that described including host computer and SoC chip
SoC chip includes application processor and baseband processor, and operation has Debugging message to inquire thread in the application processor, described
Operation has Debugging message to reply thread in baseband processor；
The Debugging message inquiry thread is for executing following steps:
(A1) inquiry instruction is received by host computer, according to the debugging agreement of predefined, by debugging channel, with query messages
Mode reply thread to Debugging message and send message sequence number and query information, meanwhile, pass through the standard output device of host computer
Export the message sequence number and inquiry content of this inquiry；Wherein, message sequence number is a random number, and query information is for specifying base
The address of Debugging message to be checked and length in provided with processor；
(A2) it receives Debugging message and replys replying message for thread, it, will from middle extraction message sequence number and Debugging message is replied message
Message sequence number and Debugging message are exported by the standard output device of host computer；
The Debugging message replys thread for executing following steps:
(B1) query messages that Debugging message inquiry thread is sent are received, message sequence number and query information is extracted, is believed according to inquiry
The specified address of breath and length obtain Debugging message；
(B2) according to the debugging agreement of predefined, in the form that replies message by message sequence number corresponding to Debugging message and its
Debugging message inquiry thread is sent to by debugging channel.
2. software-defined radio SoC chip debugging system according to claim 1, which is characterized in that the inquiry disappears
The form for ceasing and replying message is structural body, which includes message sequence number, message id and message content；The message sequence
Number for application processor generate a random number, the serial number can be saved when baseband processor receives the message, and replying
The serial number is added when the message, for determining the ownership replied message；The message id is moved for marking this to inquire or reply
Make corresponding debug-type；The message content is for storing query information or Debugging message.
3. software-defined radio SoC chip debugging system according to claim 1, which is characterized in that the debugging is logical
The implementation in road are as follows:
When application/baseband processor sends message to base band/application processor, it will inquire/reply message and be stored in SoC chip
In the specified address of shared drive, then trigger base band/application processor and interrupt, base band/application processor response interrupt after from
It is obtained in specified address and inquires/reply message.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810832363.XA CN109144853B (en) | 2018-07-26 | 2018-07-26 | Software defined radio SoC chip debugging system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810832363.XA CN109144853B (en) | 2018-07-26 | 2018-07-26 | Software defined radio SoC chip debugging system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109144853A true CN109144853A (en) | 2019-01-04 |
| CN109144853B CN109144853B (en) | 2021-09-24 |
Family
ID=64798076
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810832363.XA Active CN109144853B (en) | 2018-07-26 | 2018-07-26 | Software defined radio SoC chip debugging system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109144853B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109857382A (en) * | 2019-03-11 | 2019-06-07 | 中国电子科技集团公司第五十四研究所 | A kind of SoC chip software-defined radio Decoupling design method |
| CN111708662A (en) * | 2020-05-26 | 2020-09-25 | 新华三技术有限公司 | Debugging method and device |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101192190A (en) * | 2006-11-23 | 2008-06-04 | 大唐移动通信设备有限公司 | Method and device for digital signal processor executing debugging and enquiry command |
| CN101770420A (en) * | 2008-12-30 | 2010-07-07 | 上海摩波彼克半导体有限公司 | System on chip (SOC) debugging structure and method for realizing output of debugging information |
| CN102411535A (en) * | 2011-08-02 | 2012-04-11 | 上海交通大学 | Navigating-SoC (System On Chip) simulating, verifying and debugging platform |
| CN103246584A (en) * | 2012-02-14 | 2013-08-14 | 苏州澜起微电子科技有限公司 | Chip structure of system-on-chip and method for storing debug information |
| CN104898546A (en) * | 2015-05-06 | 2015-09-09 | 浙江中控研究院有限公司 | PLC (Programmable Logic Controller) on-line debugging system and method based on SOC (System On Chip) |
| CN106776186A (en) * | 2016-12-29 | 2017-05-31 | 湖南国科微电子股份有限公司 | CPU running statuses adjustment method and system under a kind of multi-CPU architecture |
-
2018
- 2018-07-26 CN CN201810832363.XA patent/CN109144853B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101192190A (en) * | 2006-11-23 | 2008-06-04 | 大唐移动通信设备有限公司 | Method and device for digital signal processor executing debugging and enquiry command |
| CN101770420A (en) * | 2008-12-30 | 2010-07-07 | 上海摩波彼克半导体有限公司 | System on chip (SOC) debugging structure and method for realizing output of debugging information |
| CN102411535A (en) * | 2011-08-02 | 2012-04-11 | 上海交通大学 | Navigating-SoC (System On Chip) simulating, verifying and debugging platform |
| CN103246584A (en) * | 2012-02-14 | 2013-08-14 | 苏州澜起微电子科技有限公司 | Chip structure of system-on-chip and method for storing debug information |
| CN104898546A (en) * | 2015-05-06 | 2015-09-09 | 浙江中控研究院有限公司 | PLC (Programmable Logic Controller) on-line debugging system and method based on SOC (System On Chip) |
| CN106776186A (en) * | 2016-12-29 | 2017-05-31 | 湖南国科微电子股份有限公司 | CPU running statuses adjustment method and system under a kind of multi-CPU architecture |
Non-Patent Citations (2)
| Title |
|---|
| DOMINIC PAJAK: "基带SoC的***解决方案", 《电子设计应用》 * |
| SUIPINGSP: "基带处理器和应用处理器的核间通信", 《CSDN ，原文链接：HTTPS://BLOG.CSDN.NET/SUIPINGSP/ARTICLE/DETAILS/37910055 》 * |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109857382A (en) * | 2019-03-11 | 2019-06-07 | 中国电子科技集团公司第五十四研究所 | A kind of SoC chip software-defined radio Decoupling design method |
| CN109857382B (en) * | 2019-03-11 | 2022-02-18 | 中国电子科技集团公司第五十四研究所 | SoC chip software defined radio decoupling design method |
| CN111708662A (en) * | 2020-05-26 | 2020-09-25 | 新华三技术有限公司 | Debugging method and device |
| CN111708662B (en) * | 2020-05-26 | 2023-09-29 | 新华三技术有限公司 | Debugging method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109144853B (en) | 2021-09-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101853301A (en) | Regular expression matching method and system | |
| CN107122252B (en) | Intersystem interaction method and device | |
| CN105930186B (en) | The method for loading software of multi -CPU and software loading apparatus based on multi -CPU | |
| CN114064152B (en) | Embedded multi-core debugging system based on dynamic loading and debugging method thereof | |
| CN103207771B (en) | A kind of PLC program actuator IP kernel | |
| CN104657224A (en) | Inter-process communication method and device | |
| CN107743137A (en) | A kind of file uploading method and device | |
| CN109144853A (en) | A kind of software-defined radio SoC chip debugging system | |
| CN112286746A (en) | Universal verification platform and method for AXI slave device interface | |
| CN105786736A (en) | Method, chip and device for multi-chip cascading | |
| CN112506823A (en) | FPGA data reading and writing method, device, equipment and readable storage medium | |
| CN112948124B (en) | Acceleration task processing method, device, equipment and readable storage medium | |
| US9223697B2 (en) | Computer reprogramming method, data storage medium and motor vehicle computer | |
| CN106528217A (en) | FPGA (Field Programmable Gate Array) program loading system and method | |
| CN104598354B (en) | High-end fault-tolerant computer FPGA Special debugging method and device thereof based on soft or hard framework | |
| CN113703843A (en) | Register data processing method and device and memory | |
| CN105511992A (en) | Global detection module method for node interconnection chip verification | |
| KR20150121108A (en) | Method, processing modules and system for executing an executable code | |
| WO2022111703A1 (en) | Method, device and system for acquiring hardware performance data | |
| CN114168073B (en) | Solid state disk debugging space access method and device | |
| EP4170538A1 (en) | Chip simulation method, apparatus and system, and device and storage medium | |
| CN111124959B (en) | Hardware unloading method for processing NVMe protocol management command | |
| CN113986462A (en) | K8S-based operation and maintenance system, application method and storage medium | |
| CN112579454A (en) | Task data processing method, device and equipment | |
| CN112346949A (en) | AOP-based operation log recording method and system, electronic device and medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |