CN108736860A - Container equivalent-circuit model is recalled in a kind of lotus control - Google Patents

Container equivalent-circuit model is recalled in a kind of lotus control Download PDF

Info

Publication number
CN108736860A
CN108736860A CN201810504737.5A CN201810504737A CN108736860A CN 108736860 A CN108736860 A CN 108736860A CN 201810504737 A CN201810504737 A CN 201810504737A CN 108736860 A CN108736860 A CN 108736860A
Authority
CN
China
Prior art keywords
pin
resistance
multiplier
operational amplifier
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810504737.5A
Other languages
Chinese (zh)
Inventor
王光义
王亚波
董玉姣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Dianzi University
Original Assignee
Hangzhou Dianzi University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Dianzi University filed Critical Hangzhou Dianzi University
Priority to CN201810504737.5A priority Critical patent/CN108736860A/en
Publication of CN108736860A publication Critical patent/CN108736860A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00Networks using active elements
    • H03H11/46One-port networks
    • H03H11/48One-port networks simulating reactances
    • H03H11/481Simulating capacitances
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00Networks using active elements
    • H03H11/46One-port networks
    • H03H11/48One-port networks simulating reactances
    • H03H11/483Simulating capacitance multipliers

Landscapes

  • Amplifiers (AREA)

Abstract

The invention discloses a kind of lotus controls to recall container equivalent-circuit model.The circuit model is constructed using devices such as operational amplifier and multipliers meets the circuit model for recalling container characteristics, can be applied to the research for recalling vessel base circuit characteristic, and recall the research of container nonlinear circuit.According to the mathematical definition formula for recalling containerIt devises and recalls container Two-port netwerk analog circuit model, for operational amplifier U1 for realizing integrator function, inverter function, adder functions, U2, U3, U4 are the functions of realizing signal multiplication.When inputting sinusoidal current pumping signal, its characteristic can be observed with oscillograph, hysteresis loop characteristic of compacting is met between the voltage signal of output and the voltage value of charge signal, and with the increase of signal frequency, hysteresis secondary lobe area reduces.The circuit structure is clear, is easy to analysis and measures, can carry out the research for recalling container characteristic in tandem circuit, and the application in nonlinear circuit.

Description

Container equivalent-circuit model is recalled in a kind of lotus control
Technical field
The invention belongs to technical field of circuit design, it is related to a kind of lotus control and recalls container equivalent-circuit model, more particularly to one Kind two-port network recalls container analog circuit model, meets the hysteresis song that compacts between the voltage signal of output and charge signal Line characteristic.
Background technology
It is the non-linear electricity that one kind after memristor has special memory characteristic to recall container (or memory capacitor) Road component.Similar with memristor, such memory device, which does not need additional power source just, the function of recall info.Recalling container has The characteristics such as unique memory and dynamic memory capacities, can be applied to the fields such as microelectronics, neural network and non-volatile memories. It is the memory device for characterizing relationship between charge and voltage to recall container, and current state depends on the past state of its system, and Its state can be kept after power is turned off, and fundamental characteristics is exactly that the relationship phasor of voltage signal and charge signal is to compact Hysteresis loop.For opposite memristor, the research for recalling container is also fewer, does not occur also really recalling capacitor devices, currently, still So in the research modeled to it, mathematical model and circuit model are perfect not enough.It is therefore proposed that new recalls container mathematical modulo Type and equivalent circuit are used in combination its circuit model to recall container piece for the experimental study of circuit and setting for application circuit instead of actual In meter.
Though currently, reported a small amount of mathematical model for recalling container, most models all only rest on theory analysis with Simulating, verifying, and the equivalent circuit being seldom made of hardware circuit, some models are more complex, cause to be difficult to reality in practical application It is existing;Some errors are larger, it is difficult to which the characteristic of container is actually recalled in accurate simulation.Therefore, a kind of mathematics more meeting its characteristic is designed Model and corresponding equivalent-circuit model recall the type of container model for increase and following realize actual recall container and have weight Want meaning.
Invention content
For deficiencies of the prior art, the present invention, which proposes, a kind of new recalls container mathematical model and equivalent electricity Road model, to simulate the q-v characteristics for recalling container, replacement actually recalls container and carries out circuit design and application.
The technical solution adopted for solving the technical problem of the present invention is as follows:Recall container mathematical model according to a kind of new lotus control U (t)=(alpha+beta δ (t)+γ δ (t)2) q (t), wherein u (t) and q (t) be the voltage and charge for recalling container.Container etc. is recalled in design Circuit model is imitated, it includes integral operation, reverse phase scale operation, multiplying, adder operation circuit.Wherein integrated computation amplifies Device U1 for realizing integral operation, reverse phase scale operation and add operation, integrated chip U2, U3, U4 for realizing multiplying, It obtains desired recalling condenser voltage amount eventually by adder.
The integrated operational amplifier U1 uses LF347BF;Multiplier U2, U3, U4 use AD633JN.
The 1st pin of the integrated operational amplifier U1 and one end of the first capacitance C1, one end of second resistance R2, One end connection of one end of three resistance R3, the 5th resistance R5, one end of the 2nd pin and first resistor R1, the first capacitance C1 it is another The other end connection of one end, second resistance R2, the 3rd, 6 pins ground connection, the 4th pin connects power supply VCC, the 5th pin and the 6th resistance The other end connection of one end of R6, the 5th resistance R5, the 7th pin draw with one end of the 9th resistance R9, the 3rd of multiplier U3 and U4 Foot connects, and the 8th pin connect with one end of the tenth resistance R10 and as final voltage output port, the 9th pin and the tenth One end connection of the other end of resistance R10, the other end of the 9th resistance R9, the other end of the 7th resistance R7, the 8th resistance R8, the 10,12 pins are grounded, and the 11st pin meets power supply VEE, the other end of the 13rd pin and 3rd resistor R3, the one of the second capacitance C2 One end connection at end, the 4th resistance R4, the 14th pin are connect with the 1st pin of multiplier U2.
The 1st pin of the multiplier U2 is connect with the other end of the other end of capacitance C2, the 4th resistance R4, the 2nd, 4, 6 pins are grounded, and the 3rd pin is connect with the 1st pin of the other end of capacitance C2, the other end of the 4th resistance R4, multiplier U3, the 5 pins meet power supply VEE, and the 7th pin is connect with the 1st pins of multiplier U4, and the 8th pin meets power supply VCC.
The 3rd pin of the multiplier U3 is connect with the 3rd pin of one end of the 9th resistance R9, multiplier U4, and the 2nd, 4,6 Pin is grounded, and the 5th pin meets power supply VEE, and the 7th pin is connect with the other end of the 8th resistance R8, and the 8th pin meets power supply VCC.
The multiplier U4 the 2nd, 4,6 pins ground connection, the 3rd pin connect with one end of the 9th resistance R9, and the 5th pin connects Power supply VEE, the 7th pin are connect with the other end of the 7th resistance R7, and the 8th pin meets power supply VCC.
The present invention constructs a Two-port netwerk lotus control and recalls condenser circuit model.The circuit model is using operational amplifier and multiplies The devices such as musical instruments used in a Buddhist or Taoist mass construct the circuit model for meeting and recalling container characteristics, can be applied to the research for recalling vessel base circuit characteristic, with And recall the research of container nonlinear circuit.According to mathematical definition formula u (t)=(alpha+beta δ+γ δ for recalling container2) q (t) devises and recall Container Two-port netwerk analog circuit model, operational amplifier U1 is for realizing integrator function, inverter function, adder work( Can, U2, U3, U4 are the functions of realizing signal multiplication.When inputting sinusoidal current pumping signal, its spy can be observed with oscillograph Property, hysteresis loop characteristic of compacting is met between the voltage signal of output and the voltage value of charge signal, and with the increasing of signal frequency Add, hysteresis secondary lobe area reduces.The circuit structure is clear, is easy to analysis and measures, and can carry out recalling container spy in tandem circuit The research of property, and the application in nonlinear circuit.
Description of the drawings
Fig. 1 is the structure chart of the present invention.
Fig. 2 is the principle of the present invention figure.
Specific implementation mode
Below in conjunction with the accompanying drawings 1 and preferred embodiment further be described in detail is made to the present invention.
Container mathematical model is recalled in the lotus control that the present invention designs
U (t)=(alpha+beta δ (t)+γ δ (t)2)q(t)
U (t) and q (t) is the voltage and charge for recalling container,Wherein α, β, γ are constant, are variable Amount, this model test are selected as α=0.2, β=0.04, and γ=0.07 can obtain good tight magnetic hysteresis and return curve characteristic.
As shown in Fig. 2, be integrated with 4 operational amplifiers in integrated operational amplifier U1, wherein the 1st, 2,3 pins it is corresponding Operational amplifier constitutes integrating circuit with first resistor R1, second resistance R2 and the first capacitance C1, recalls container for obtaining The quantity of electric charge, the electric current i (t) of input are input to the 2nd pin of integrated operational amplifier U1, the electricity of U1 pins by first resistor R1 Lotus amount is q1(t):
Integrated operational amplifier U1 the 5th, 6, the corresponding operational amplifier of 7 pins, with the 5th resistance R5 of periphery, the 6th electricity It hinders R6 and constitutes rp-op amp, for realizing the reverse phase gain of input charge q (t), to obtain the positive quantity of electric charge, U1 The charge of pin 7 is q2(t):
Integrated operational amplifier U1 the 12nd, 13,14 pins and peripheral 3rd resistor R3, the 4th resistance R4, the second capacitance C2 constitutes integral operation circuit, is integrated again for realizing to the charge that U1 is exported, so as to obtain intermediate variable δ (t):
Multiplier U2 the 1st, 3 pins be connected with the 14th pin of integrated operational amplifier, the 2nd, 4,6 pins ground connection, the Eight pins meet VCC, and the 5th pin meets VEE.This 7th pin is output end, and the signal of output is:δ2(t);Similarly multiplier That U3 and U4 is exported respectively is q (t) δ (t) and q (t) δ2(t)。
Finally by the 8th of integrated operational amplifier U1 the, 9,10 pins and the tenth resistance R10, the 7th resistance R7, the 8th resistance R8, the 9th resistance R9 constitute adder operation circuit, for realizing the superposition to signal.So as to obtain output voltage u (t):
Integrated circuit U1 selects LF347BF integrated operational amplifiers, the 1st pin of the integrated operational amplifier U1 to pass through Resistance R2 is connected to the 2nd pin of U1, and the 13rd pin of U1 is connected to by resistance R3, and the 5th of U1 the is connected to by resistance R5 Pin is connected to the 7th pin of U1 by resistance R5 and resistance R6.2nd pin is connected by resistance R1 with input current source, The 14th pin of U1 is connected to by resistance R2 and resistance R3.3rd pin is grounded.4th pin meets power supply VCC.5th pin passes through Resistance R6 is connected with the 3rd pin of the 9th pin of U1 and U3.6th pin is grounded.7th pin is connected with the 3rd pin of U3 It connects, and is connected with the 9th pin of U1 by resistance R9.8th pin is final output voltage end.9th pin passes through resistance R10 It is connected with the 8th pin.10th pin is grounded.11st pin meets power supply VEE.12nd pin is grounded.13rd pin passes through resistance Respectively with the 1st pin, the 3rd pin of U2, the first pin of U3 is connected R4.14th pin is connected with the 1st pin of U2.
Integrated circuit U2 selects AD633JN multipliers, and the 2nd pin, the 4th pin, the 6th pin of the multiplier U2 connect Ground.5th pin meets power supply VEE.8th pin meets power supply VCC.7th pin is connected with the 1st pin of U4.
Integrated circuit U3 selects AD633JN multipliers, and the 2nd pin, the 4th pin, the 6th pin of the multiplier U3 connect Ground.5th pin meets power supply VEE.8th pin meets power supply VCC.3rd pin is connected with the 3rd pin of U4.7th pin passes through electricity Resistance R8 is connected with the 9th pin of U1.
Integrated circuit U4 selects AD633JN multipliers, and the 2nd pin, the 4th pin, the 6th pin of the multiplier U4 connect Ground.5th pin meets power supply VEE.8th pin meets power supply VCC.3rd pin is connected with the 7th pin of U1.7th pin passes through electricity Resistance R7 is connected with the 9th pin of U1.
Certainly, above description is not limitation to invention, and the present invention is also not limited to the example above, the art it is general The variations, modifications, additions or substitutions that logical technical staff is made in the essential scope of the present invention, also belong to the protection of the present invention Range.

Claims (2)

1. the equivalent-circuit model of container is recalled in a kind of lotus control, which is characterized in that the equivalent-circuit model is based on following mathematics relationships:
U (t)=(alpha+beta δ (t)+γ δ (t)2)q(t)
Wherein u (t) and q (t) is the voltage and charge for recalling container,α, β, γ are constant;
The equivalent-circuit model includes integrated operational amplifier U1, multiplier U2, U3, U4;The electric current i (t) of input is by integrated Operational amplifier U1 constitutes charge generation circuit, and integrated operational amplifier U1 is mainly used for realizing integral operation, reverse phase ratio fortune It calculates and add operation, multiplier U2, U3, U4 is finally obtained for realizing the multiplication between signal and recalled condenser voltage signal.
2. circuit model according to claim 1, it is characterised in that:The integrated operational amplifier U1 is used LF347BF, multiplier U2, U3 and U4 use AD633JN;
The 1st pin of the integrated operational amplifier U1 and one end of the first capacitance C1, one end of second resistance R2, third electricity Hinder one end connection of one end of R3, the 5th resistance R5, one end of the 2nd pin and first resistor R1, the other end of the first capacitance C1, The other end of second resistance R2 connects, and the 3rd, 6 pins ground connection, the 4th pin meets power supply VCC, and the one of the 5th pin and the 6th resistance R6 One end of the other end connection at end, the 5th resistance R5, the 7th pin and the 9th resistance R9, the 3rd pin of multiplier U3 and U4 connect It connects, the 8th pin connect with one end of the tenth resistance R10 and as final voltage output port, the 9th pin and the tenth resistance One end connection of the other end of R10, the other end of the 9th resistance R9, the other end of the 7th resistance R7, the 8th resistance R8, the 10th, 12 pins are grounded, and the 11st pin meets power supply VEE, the other end of the 13rd pin and 3rd resistor R3, one end of the second capacitance C2, the One end of four resistance R4 connects, and the 14th pin is connect with the 1st pin of multiplier U2;
Four operational amplifiers, wherein the 1st, 2, the 3 of integrated operational amplifier U1 are integrated in wherein integrated operational amplifier U1 The corresponding operational amplifier of pin constitutes integrating circuit with first resistor R1, second resistance R2 and the first capacitance C1, for obtaining The quantity of electric charge of container must be recalled, the electric current i (t) of input is input to the 2nd pin of integrated operational amplifier U1 by first resistor R1, The quantity of electric charge of the first pin of integrated operational amplifier U1 is q1(t):
Integrated operational amplifier U1 the 5th, 6, the corresponding operational amplifier of 7 pins, with periphery the 5th resistance R5, the 6th resistance R6 Rp-op amp is constituted, is integrated for realizing the reverse phase gain of input charge amount q (t) to obtain the positive quantity of electric charge The charge of the 7th pins of operational amplifier U1 is q2(t):
Integrated operational amplifier U1 the 12nd, 13,14 pins and peripheral 3rd resistor R3, the 4th resistance R4, the second capacitance C2 structures It at integral operation circuit, is integrated again for realizing the charge exported to integrated operational amplifier U1, so as to obtain centre Variable δ (t):
The 1st pin of the multiplier U2 is connect with the other end of the other end of capacitance C2, the 4th resistance R4, multiplier U2's 2nd, 4,6 pins ground connection, the 3rd pin and the other end of capacitance C2, the other end of the 4th resistance R4, multiplier U3 the 1st pin Connection, the 5th pin of multiplier U2 meet power supply VEE, and the 7th pin of multiplier U2 is connect with the 1st pins of multiplier U4, multiplier The 8th pin of U2 meets power supply VCC;
The 3rd pin of the multiplier U3 is connect with the 3rd pin of one end of the 9th resistance R9, multiplier U4, multiplier U3's 2nd, 4,6 pins ground connection, the 5th pin of multiplier U3 meets power supply VEE, and the 7th pin of multiplier U3 is another with the 8th resistance R8's One end connects, and the 8th pin of multiplier U3 meets power supply VCC;
The multiplier U4 the 2nd, 4,6 pins ground connection, the 3rd pin of multiplier U4 connect with one end of the 9th resistance R9, multiplies The 5th pin of musical instruments used in a Buddhist or Taoist mass U4 meets power supply VEE, and the 7th pin of multiplier U4 is connect with the other end of the 7th resistance R7, multiplier U4's 8th pin meets power supply VCC;
To be output end, the signal of output is respectively wherein the 7th pin of multiplier U2, U3, U4:δ2(t)、q(t)δ(t) With q (t) δ2(t);By the 8th of integrated operational amplifier U1 the, 9,10 pins and the tenth resistance R10, the 7th resistance R7, the 8th resistance R8, the 9th resistance R9 constitute adder operation circuit, for realizing the superposition to signal, so as to obtain output voltage u (t):
CN201810504737.5A 2018-05-24 2018-05-24 Container equivalent-circuit model is recalled in a kind of lotus control Pending CN108736860A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810504737.5A CN108736860A (en) 2018-05-24 2018-05-24 Container equivalent-circuit model is recalled in a kind of lotus control

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810504737.5A CN108736860A (en) 2018-05-24 2018-05-24 Container equivalent-circuit model is recalled in a kind of lotus control

Publications (1)

Publication Number Publication Date
CN108736860A true CN108736860A (en) 2018-11-02

Family

ID=63935258

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810504737.5A Pending CN108736860A (en) 2018-05-24 2018-05-24 Container equivalent-circuit model is recalled in a kind of lotus control

Country Status (1)

Country Link
CN (1) CN108736860A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110210065A (en) * 2019-05-06 2019-09-06 成都师范学院 Condenser circuit simulation model is recalled in a kind of extremely simple floating ground lotus control
CN110728099A (en) * 2019-09-06 2020-01-24 山东科技大学 Charge control memory capacitor simulator circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103559328A (en) * 2013-07-02 2014-02-05 华南理工大学 Memcapacitor implementing circuit and implementing method thereof
US20160155972A1 (en) * 2014-10-22 2016-06-02 Ellen Tuanying Chen Nanostructured Organic Memristor/Memcapacitor Of Making With An Embedded Low-To-High Frequency Switch And A Method Of Inducing An Electromagnetic Field Thereto
CN107451380A (en) * 2017-09-08 2017-12-08 杭州电子科技大学 Realize that the circuit of container emulator is recalled in exponential type lotus control
US10580473B2 (en) * 2014-10-28 2020-03-03 Hewlett Packard Enterprise Development Lp Memcapacitive cross-bar array for determining a dot product

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103559328A (en) * 2013-07-02 2014-02-05 华南理工大学 Memcapacitor implementing circuit and implementing method thereof
US20160155972A1 (en) * 2014-10-22 2016-06-02 Ellen Tuanying Chen Nanostructured Organic Memristor/Memcapacitor Of Making With An Embedded Low-To-High Frequency Switch And A Method Of Inducing An Electromagnetic Field Thereto
US10580473B2 (en) * 2014-10-28 2020-03-03 Hewlett Packard Enterprise Development Lp Memcapacitive cross-bar array for determining a dot product
CN107451380A (en) * 2017-09-08 2017-12-08 杭州电子科技大学 Realize that the circuit of container emulator is recalled in exponential type lotus control

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
FANG YUAN: "Coexisting attractors in a memcapacitor-based chaotic", 《NONLINEAR DYNAMICS》 *
GUANG-YI WANG: "Memcapacitor model and its application in a chaotic oscillator", 《CHIN. PHYS. B》 *
杨凌: "一种荷控忆容器的电路模拟器设计及其基本特性分析", 《电子元件与材料》 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110210065A (en) * 2019-05-06 2019-09-06 成都师范学院 Condenser circuit simulation model is recalled in a kind of extremely simple floating ground lotus control
CN110728099A (en) * 2019-09-06 2020-01-24 山东科技大学 Charge control memory capacitor simulator circuit
CN110728099B (en) * 2019-09-06 2023-04-07 山东科技大学 Charge control memory capacitor simulator circuit

Similar Documents

Publication Publication Date Title
CN105375914B (en) It is a kind of to realize the analog circuit for recalling sensor characteristic
CN108846165A (en) A kind of local active memristor circuit model of quadravalence
CN107451380B (en) Circuit for realizing exponential type charge control memory capacitor simulator
CN206991310U (en) A kind of logarithmic recalls container equivalent simulation circuit
CN107526896A (en) A kind of magnetic control recalls the equivalent simulation circuit of sensor model
CN107169253A (en) Logarithmic recalls container equivalent simulation circuit
CN105447270B (en) Exponential type recalls sensor circuit
CN105553459A (en) Floating voltage-controlled memristor simulator circuit
CN107526897A (en) A kind of equivalent simulation circuit for flowing control and recalling sensor
CN108736860A (en) Container equivalent-circuit model is recalled in a kind of lotus control
CN108959837A (en) A kind of realization circuit of four values memristor emulator
CN110245421A (en) A kind of local active memristor circuit model of novel logarithm absolute value
CN105373679B (en) It is a kind of to realize the analog circuit for recalling capacitor characteristic
CN105373677B (en) A kind of magnetic control recalls container equivalent circuit
CN105701306B (en) Exponential type magnetic control recalls container equivalent circuit
CN108696274A (en) A kind of circuit model of exponential type flow control memristor
CN101295454B (en) Non-inductor Chua's circuit
Bhimte et al. Development of smart energy meter in LabVIEW for power distribution systems
CN105389443B (en) One kind recalling sensor logarithmic model equivalent circuit
CN111079365A (en) Arc tangent trigonometric function memristor circuit model
CN205263816U (en) Sensilla circuit is recalled to exponent form
CN108718190A (en) A kind of local active memristor emulator of exponential type
CN105373678B (en) One kind recalling container emulator circuit
CN205247389U (en) Analog circuit of container electric capacity characteristic is recalled in realization
CN205247388U (en) Recall circuit of container emulation ware

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20181102

RJ01 Rejection of invention patent application after publication