CN106098784A - 共平面型双栅电极氧化物薄膜晶体管及其制备方法 - Google Patents

共平面型双栅电极氧化物薄膜晶体管及其制备方法 Download PDF

Info

Publication number
CN106098784A
CN106098784A CN201610414032.5A CN201610414032A CN106098784A CN 106098784 A CN106098784 A CN 106098784A CN 201610414032 A CN201610414032 A CN 201610414032A CN 106098784 A CN106098784 A CN 106098784A
Authority
CN
China
Prior art keywords
thin film
bottom gate
insulating barrier
gate thin
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610414032.5A
Other languages
English (en)
Inventor
谢应涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Technology Co Ltd
Priority to CN201610414032.5A priority Critical patent/CN106098784A/zh
Priority to US15/328,201 priority patent/US10205027B2/en
Priority to PCT/CN2016/099064 priority patent/WO2017215138A1/zh
Publication of CN106098784A publication Critical patent/CN106098784A/zh
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H01L29/78693—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate the semiconducting oxide being amorphous
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
    • H01L29/78648—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/44—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/38 - H01L21/428
    • H01L21/441—Deposition of conductive or insulating materials for electrodes
    • H01L21/445—Deposition of conductive or insulating materials for electrodes from a liquid, e.g. electrolytic deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1262—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1292—Multistep manufacturing methods using liquid deposition, e.g. printing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H01L29/1029—Channel region of field-effect devices of field-effect transistors
    • H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78633—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a light shield

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明涉及一种共平面型双栅电极氧化物薄膜晶体管，包括基板、形成于基板上方的底栅电极；形成于底栅电极上方的第一栅极绝缘层；形成于第一栅极绝缘层上方的氧化物半导体层；形成于所述氧化物半导体层两侧的源极接触区和漏极接触区；形成于半导体成上方的第二栅极绝缘层；形成于第二栅极绝缘层上方的顶栅电极；其中，基板上表面朝向自身内部凹陷形成凹槽，底栅电极形成于凹槽中，使底栅电极上表面与基板上表面处于同一水平面。本发明的薄膜晶体管同时兼具双栅电极和共平面结构的特点，可提高薄膜晶体管的稳定性、优化其响应速度、降低驱动电压等性能。

Description

共平面型双栅电极氧化物薄膜晶体管及其制备方法
技术领域
本发明涉及显示技术领域，具体是一种共平面型双栅电极氧化物薄膜晶体管及其制备方法。
背景技术
氧化物半导体的载流子迁移率是非晶硅的20-30倍，可以大大提高TFT对像素电极的充放电速率，提高像素的响应速度，实现更快的刷新率，同时更快的响应也大大提高了像素的行扫描速率，使得超高分辨率在TFT-LCD中成为可能。因此，氧化物薄膜晶体管技术正逐渐成为下一代显示技术的有力竞争者。但是该技术应用于显示面板量产时存在一重要的制约因素——其稳定性不够，因此实有必要对该技术进行深入研究，改进和优化现有的氧化物薄膜晶体管结构，使其具有更稳定的器件性能。
发明内容
为克服现有技术的不足，本发明的目的在于提供一种共平面型双栅电极氧化物薄膜晶体管及其制备方法，通过对氧化物薄膜晶体管的结构及其制备方法进行优化和改进，来提高薄膜晶体管结构的器件性能稳定性、加快薄膜晶体管的响应速度、优化工艺流程、降低生产成本。
本发明包括两个方面，第一个方面，本发明提供一种共平面型双栅电极氧化物薄膜晶体管，包括：基板；形成于所述基板上表面的底栅电极；形成于所述底栅电极上的第一栅极绝缘层；形成于所述第一栅极绝缘层上的氧化物半导体层；形成于所述氧化物半导体层两侧的源极接触区和漏极接触区；形成于所述氧化物半导体层上的第二栅极绝缘层；形成于所述第二栅极绝缘层上的顶栅 电极；其中，所述基板上表面朝向自身内部凹陷形成凹槽，所述底栅电极形成于所述凹槽中，使所述底栅电极上表面与所述基板上表面处于同一水平面。
进一步地，所述源极接触区的上表面、所述漏极接触区的上表面、所述氧化物半导体层的上表面均处于同一水平面。
【源漏接触区形成方法】进一步地，所述源极接触区和/或所述漏极接触区是对所述氧化物半导体层进行等离子处理形成的。
可选地，所述等离子处理采用气体为Ar、H2中的一种或两种的混合。
【互联层+接触孔】进一步地，所述共平面型双栅电极氧化物薄膜晶体管还包括形成于所述顶栅电极上方的互联层，且所述互联层中形成有接触孔，所述接触孔使所述源极接触区上表面、所述漏极接触区上表面部分暴露。
【源漏极】进一步地，所述共平面型双栅电极氧化物薄膜晶体管还包括形成于所述互联层上的源极和漏极，所述源极通过所述接触孔与所述源极接触区相接触，所述漏极通过所述接触孔与所述漏极接触区相接触。
【平坦化层】进一步地，所述共平面型双栅电极氧化物薄膜晶体管还包括形成于所述互联层、所述源极、所述漏极上的平坦化层。
【ITO】进一步地，所述共平面型双栅电极氧化物薄膜晶体管还包括形成于所述平坦化层上的ITO膜层。
【图案化】进一步地，所述底栅电极为图案化的底栅电极。
进一步地，所述顶栅电极为图案化的顶栅电极。
进一步地，所述氧化物半导体层为图案化的氧化物半导体层。
进一步地，所述ITO膜层为图案化的ITO膜层。
【材料】进一步地，所述第一栅极绝缘层选用SiOx或氧化铝薄膜。
进一步地，所述第二栅极绝缘层选用SiOx或氧化铝薄膜。
进一步地，所述氧化物半导体层选用非晶IGZO薄膜。
进一步地，所述互联层为SiOx薄膜、SiNx薄膜中的一种或两种的组合。
进一步地，所述平坦化层为有机光刻胶膜。
第二个方面，本发明还提供一种上述共平面型双栅电极氧化物薄膜晶体管的制备方法，包括以下步骤：
准备一基板；
在所述基板上形成底栅电极；
在所述底栅电极上方形成第一栅极绝缘层；
在所述第一栅极绝缘层上方形成氧化物半导体层；
在所述氧化物半导体层两侧分别形成所述源极接触区和漏极接触区；
在所述氧化物半导体层上方形成第二栅极绝缘层；
在所述第二栅极绝缘层上方形成顶栅电极；
其中，在所述基板上形成底栅电极是对所述基板进行图案化处理，使所述基板上表面朝向自身内部凹陷形成凹槽；接着，在所述凹槽中形成底栅电极，使所述底栅电极上表面与所述基板上表面处于同一水平面。
进一步地，在本发明所述的制备方法中，对所述基板进行图案化处理，使所述基板上表面朝向自身内部凹陷形成凹槽是在所述基板上涂布光刻胶，通过曝光、显影在所述基板上形成底栅电极图案；接着，通过刻蚀未被所述光刻胶保护的所述基板，使所述基板形成具有深度的所述凹槽。
可选对，在本发明所述的制备方法中，所述光刻胶为正性光刻胶或负性光刻胶。
可选地，在本发明所述的制备方法中，所述光刻胶为负性光刻胶，在所述凹槽中形成底栅电极是在所述凹槽中通过磁控溅射方法或者热蒸镀沉积方法形 成所述底栅电极，去除所述负性光刻胶，使所述底栅电极上表面与所述基板上表面处于同一水平面。
可选地，在本发明所述的制备方法中，所述光刻胶为正性光刻胶，在所述凹槽中形成底栅电极是使所述基板形成具有深度的所述凹槽后，去除所述正性光刻胶，接着，在所述凹槽中通过喷墨打印方法形成所述底栅电极，使所述底栅电极上表面与所述基板上表面处于同一水平面。
【刻蚀】可选地，所述刻蚀为干法刻蚀或者湿法刻蚀。
【去光刻胶】优选地，去除光刻胶是将所述基板浸泡在去胶液中实现的。
其中，所述去胶液是用于除去光刻胶的溶液，采用现有技术中常见的去胶液即可，例如采用NMP(N-methyl-2-pyrrolidone，N-甲基吡咯烷酮)作为去胶液。
【氧化物半导体层-具体】进一步地，在本发明所述的制备方法中，在所述第一栅极绝缘层上方形成氧化物半导体层后，对所述氧化物半导体层进行图案化处理，得到图案化的氧化物半导体层。
【顶栅电极-具体】进一步地，在本发明所述的制备方法中，在所述第二栅极绝缘层上方形成顶栅电极是在所述第二栅极绝缘层上方形成第二金属层，对所述第二金属层进行图案化处理，形成图案化的顶栅电极。
更进一步地，对所述第二金属层进行图案化处理是在所述第二金属层上涂布光刻胶，再依次进行曝光、显影，使所述光刻胶形成所述顶栅电极的图案，再通过刻蚀将未被所述光刻胶保护的所述第二金属层、未被所述光刻胶保护的所述第二栅极绝缘层去掉，再除去所述光刻胶。
优选地，采用干法刻蚀或湿法刻蚀将被所述光刻胶保护的所述第二金属层、未被所述光刻胶保护的所述第二栅极绝缘层去掉。
可选地，通过剥离的方法或者利用氧气进行等离子轰击的方法将所述光刻胶除去。
【源漏极接触区-具体】进一步地，在本发明所述的制备方法中，在所述氧化物半导体层两侧分别形成所述源极接触区和所述漏极接触区是以所述图案化的顶栅电极为保护层，对所述氧化物半导体层进行等离子处理，使处于所述图案化的顶栅电极保护范围之外的所述氧化物半导体层分别形成所述源极接触区和所述漏极接触区。
进一步地，所述源极接触区的上表面、所述漏极接触区的上表面、所述氧化物半导体层的上表面均处于同一水平面。
【等离子处理-具体】进一步地，在本发明所述的制备方法中，所述等离子处理采用H2或Ar中的一种或两种的混合。
【互联层+接触孔】进一步地，在本发明所述的制备方法中，还包括以下步骤：在所述顶栅电极上方形成互联层，对所述互联层进行图案化处理，在所述互联层中形成接触孔，所述接触孔使所述所述源极接触区上表面、所述漏极接触区上表面部分暴露。
【源漏极】进一步地，在本发明所述的制备方法中，还包括以下步骤：在所述互联层上分别形成源极和漏极，所述源极通过所述接触孔与所述源极接触区相接触，所述漏极通过所述接触孔与所述漏极接触区相接触。
【平坦化层】进一步地，在本发明所述的制备方法中，还包括以下步骤：在所述互联层、所述源极、所述漏极上形成平坦化层。
【ITO】进一步地，在本发明所述的制备方法中，还包括以下步骤：在所述平坦化层上形成ITO膜层，对所述ITO膜层进行图案化处理，形成图案化的ITO膜层。
【材料】进一步地，在本发明所述的制备方法中，所述第一栅极绝缘层选用SiOx或氧化铝薄膜。
进一步地，在本发明所述的制备方法中，所述第二栅极绝缘层选用SiOx或氧化铝薄膜。
进一步地，在本发明所述的制备方法中，所述氧化物半导体层选用非晶IGZO薄膜。
进一步地，在本发明所述的制备方法中，所述互联层为SiOx薄膜、SiNx薄膜中的一种或两种的组合。
与现有技术相比，本发明的有益效果如下：
首先，在本发明中将薄膜晶体管设计为双栅电极结构，其中的底栅电极和顶栅电极能够作为光照阻挡层，有效减少光照对于氧化物薄膜晶体管(尤其是采用非晶IGZO薄膜作为氧化物半导体层的薄膜晶体管)稳定性的影响。此外，底栅电极与顶栅电极具有相反电场，这能够减少IGZO内部缺陷向沟道扩散，也可提高采用非晶IGZO薄膜作为氧化物半导体层的薄膜晶体管的电性稳定性，如电压偏置测试和电流偏置测试。
其次，本发明中的源极接触区、漏极接触区与氧化物半导体层为共平面结构，而非具有阶梯差的结构，因此源极接触区、漏极接触区分别与栅极之间重叠的部分较少，可减少薄膜晶体管的本征电容，进而减少RC时延，提高薄膜晶体管的响应速度。
最后，本发明中还将底栅电极与基板设计为共平面结构，使得第一栅极绝缘层与第二栅极绝缘层均为平面，不存在阶梯覆盖的问题。与平面结构的栅极绝缘层相比，具有阶梯结构的栅极绝缘层其阶梯边缘处的绝缘层薄膜容易击穿，因此设计具有阶梯结构的栅极绝缘层时，通常需要增加其厚度，以避免击穿问 题。而在本发明中，由于栅极绝缘层均为平面，不存在阶梯边缘处的击穿问题，因此可以将栅极绝缘层设计得相对更薄，从而降低驱动电压、降低能耗。
附图说明
图1是实施例一共平面型双栅电极氧化物薄膜晶体管的结构示意图。
图2A至图2I是实施例一共平面型双栅电极氧化物薄膜晶体管制备方法的工艺流程。
具体实施方式
实施例一
本实施例提供一种共平面型双栅电极氧化物薄膜晶体管，如图1所示，包括以下结构:
位于底部的基板1，该基板1设有朝向自身内部凹陷的凹槽；
形成于基板1的凹槽中的图案化的底栅电极21，且该底栅电极21与基板1的上表面处于同一水平面，使得底栅电极21与基板1形成共平面结构；
形成于基板1、底栅电极21上方的第一栅极绝缘层31，该第一栅极绝缘层选用SiOx或氧化铝薄膜作为底栅电极的绝缘层，由于底栅电极与基板为共平面结构，因此该第一栅极绝缘层为平面结构，而非具有阶梯的结构；
形成于第一栅极绝缘层31上方的图案化的氧化物半导体层4，该氧化物半导体层采用非晶IGZO薄膜；
分别形成于氧化物半导体层4左侧的源极接触区51和右侧的漏极接触区52，该源极接触区和漏极接触区均是对氧化物半导体层进行等离子处理后形成的，由于对氧化物半导体层进行等离子处理能够提高氧化物半导体层的导电率，因此形成了源极接触区和漏极接触区；
形成于氧化物半导体层4上方的第二栅极绝缘层32，该第二栅极绝缘层选 用SiOx或氧化铝薄膜；
形成于第二栅极绝缘层32上方的图案化的顶栅电极22；
形成于第一栅极绝缘层31、源极接触区51、漏极接触区52、顶栅电极22上方的互联层6，该互联层6中形成有接触孔；其中，接触孔包括使源极接触区51上表面部分暴露的第一接触孔71、使漏极接触区52上表面部分暴露的第二接触孔72；
形成于互联层6上方以及接触孔中的图案化的源极81、漏极82，其中，源极81通过第一接触孔71与源极接触区51相接触，漏极82通过第二接触孔72与漏极接触区52相接触。
在本实施例中，除了上述结构，还可以包括依次形成于互联层、源极、漏极上方的平坦化层和ITO膜层，这些结构均采用现有技术的常规结构即可，在此不再赘述。
在本实施例的共平面型双栅电极氧化物薄膜晶体管中，薄膜晶体管兼具双栅电极结构和共平面结构。其中，双栅电极结构中的底栅电极与顶栅电极能够作为光照阻挡层，有效减少光照对于氧化物薄膜晶体管(尤其是采用非晶IGZO薄膜作为氧化物半导体层的薄膜晶体管)稳定性的影响。此外，底栅电极与顶栅电极具有相反电场，能够减少非晶IGZO薄膜内部缺陷向沟道扩散，进而增强采用非晶IGZO薄膜作为氧化物半导体层的薄膜晶体管的稳定性。
另外，在本实施例的薄膜晶体管结构中，将源极接触区、漏极接触区与氧化物半导体层设计为共平面结构，而非具有阶梯差的结构，这使得源极接触区、漏极接触区分别与栅极之间重叠的部分较少，可减少薄膜晶体管的本征电容，进而减少RC时延，提高薄膜晶体管的响应速度。
最后，本实施例中将底栅电极与基板设计为共平面结构，使得第一栅极绝 缘层与第二栅极绝缘层均为平面，不存在阶梯覆盖的问题。与平面结构的栅极绝缘层相比，具有阶梯结构的栅极绝缘层其阶梯边缘处的绝缘层薄膜容易击穿，因此设计具有阶梯结构的栅极绝缘层时，通常需要增加其厚度，以避免击穿问题。而在本发明中，由于栅极绝缘层均为平面，不存在阶梯边缘处的击穿问题，因此可以将栅极绝缘层设计得相对更薄，从而降低驱动电压、降低能耗。
本实施例还提供一种上述双栅电极氧化物薄膜晶体管的制备方法，包括以下步骤：
如图2A所示，准备一基板1，在基板上涂布负性光刻胶，并进行曝光、显影，在基板上形成底栅电极图案，采用干法刻蚀或湿法刻蚀将未被负性光刻胶保护的基板去除，使基板1形成朝向自身内部凹陷的具有深度的凹槽11，且该凹槽中形成有底栅电极的图案。
如图2B所示，通过磁控溅射或者热蒸镀工艺在所述基板的凹槽11中沉积第一金属层，由于凹槽中形成有底栅电极的图案，因此沉积形成的第一金属层具有图案，此图案化的第一金属层即为图案化的底栅电极21；接着，将基板1浸泡在NMP去胶液中以去除负性光刻胶，从而使图案化的底栅电极21上表面与基板1的上表面处于同一水平面，二者形成共平面结构。
如图2C所示，基于化学气相沉积方法在图案化的底栅电极21、基板1的上方沉积第一栅极绝缘层31，该第一栅极绝缘层选用SiOx或氧化铝薄膜作为底栅电极的绝缘层。由于底栅电极与基板为共平面结构，因此沉积在二者上方的第一栅极绝缘层也为平面结构，而非常规的阶梯结构。
如图2D所示，基于物理气相沉积方法在第一栅极绝缘层31上方沉积非晶IGZO薄膜作为氧化物半导体层4，然后通过光刻工艺对氧化物半导体层4进行图案化处理，形成图案化的氧化物半导体层4，该图案化的氧化物半导体层4同 时也对应于底栅电极21上方。
在本实施例中，光刻工艺是指如下工艺流程：在待进行图案化处理的膜层上涂布光刻胶，并依次进行曝光、显影、刻蚀、去光刻胶，最终实现对相应膜层的图案化处理。其中，曝光所采用的光罩为普通光罩即可，而无需采用成本相对更高的半色调光罩。膜层是指第一金属层、氧化物半导体层、ITO膜层等在薄膜晶体管中的常规膜层结构。
如图2E所示，基于化学气相沉积方法在图案化的氧化物半导体层4、第一栅极绝缘层31上沉积第二栅极绝缘层32，该第二栅极绝缘层选用SiOx或氧化铝薄膜。
如图2F所示，基于物理气相沉积方法在第二栅极绝缘层32上沉积形成第二金属层，对第二金属层进行图案化处理，具体为：在第二金属层上涂布光刻胶(图未示)，再依次进行曝光和显影步骤，形成顶栅电极图案；然后通过干法刻蚀或湿法刻蚀将未被光刻胶保护的第二金属层以及未被光刻胶保护的第二栅极绝缘层32去掉；接着，通过剥离的方法或者利用氧气进行等离子轰击的方法将光刻胶除去。由此，得到图案化的顶栅电极22，同时也去掉了第二栅极绝缘层的多余部分。
如图2G所示，以图案化的顶栅电极22为保护层，对于处于顶栅电极22的保护范围之外的图案化的氧化物半导体层4进行H2或Ar等离子处理，使暴露在顶栅电极保护范围之外的氧化物半导体层的电导率提高，从而形成分别位于氧化物半导体层4左侧的源极接触区51和右侧的漏极接触区52。
如图2H所示，基于化学气相沉积方法在第一栅极绝缘层31、源极接触区51、漏极接触区52、顶栅电极22的上方沉积形成互联层6，该互联层选用SiOx或氧化铝薄膜；通过光刻工艺对互联层6进行处理，使互联层6中形成第一接 触孔71、第二接触孔72，其中第一接触孔71使源极接触区51上表面部分暴露，第二接触孔72使漏极接触区52上表面部分暴露。
另外，在本实施例中，互联层还可以选用SiNx薄膜、SiOx与SiNx组合形成的薄膜。当互联层选用SiNx薄膜时，则无需进行上述“以图案化的顶栅电极22为保护层，对于处于顶栅电极22的保护范围之外的图案化的氧化物半导体层4进行H2或Ar等离子处理，使暴露在顶栅电极保护范围之外的氧化物半导体层的电导率提高，从而形成分别位于氧化物半导体层4左侧的源极接触区51和右侧的漏极接触区52”的步骤。
如图2I所示，在互联层6上方以及第一接触孔71、第二接触孔72中沉积第三金属层，通过光刻工艺对第三金属层进行处理，分别形成源极81、漏极82，其中源极81通过第一接触孔71与源极接触区51相接触，漏极82通过第二接触孔72与漏极接触区61相接触。
此外，本实施例的制备方法中，还包括在互联层、源极、漏极上通过旋涂或打印的方法沉积有机光刻胶膜，并对该有机光刻胶膜进行平坦化、后烘，得到平坦化层。
本实施例的制备方法中还包括形成ITO膜层，并通过光刻工艺对ITO膜层进行图案化处理，得到图案化的ITO膜层。
实施例二
本实施例提供一种实施例二所述的共平面型双栅电极氧化物薄膜晶体管的制备方法，该方法与实施例二中所述的制备方法的区别之处仅在于使图案化的底栅电极与基板形成共平面结构的步骤不同，具体为：
准备一基板，在基板上涂布正性光刻胶，并进行曝光、显影，在基板上形成底栅电极图案，采用干法刻蚀或湿法刻蚀将未被正性光刻胶保护的基板去除， 使基板形成朝向自身内部凹陷的具有深度的凹槽，且该凹槽中形成有底栅电极的图案；接着将所述基板浸泡在去胶液中以去除正性光刻胶。
然后，通过喷墨打印的方法，在凹槽中形成图案化的底栅电极，通过控制滴入导电墨水的剂量，使得底栅电极与基板处于同一水平面，形成共平面结构。可以理解的是，在本实施例中，导电墨水的剂量只要能满足使底栅电极与基板形成共平面结构，根据实际情况添加即可。
以上仅对共平面型双栅电极氧化物薄膜晶体管的主体结构进行了说明，该双栅电极氧化物薄膜晶体管还可以包括其它常规的功能结构，在本发明中不再一一赘述。
以上所述为本发明的具体实施方式，其目的是为了清楚说明本发明而作的举例，并非是对本发明的实施方式的限定。对于所属领域的普通技术人员来说，在上述说明的基础上还可以做出其它不同形式的变化或变动。这里无需也无法对所有的实施方式予以穷举。凡在本发明的精神和原则之内所作的任何修改、等同替换和改进等，均应包含在本发明权利要求的保护范围之内。

Claims (10)

1.一种共平面型双栅电极氧化物薄膜晶体管，其特征在于，所述共平面型双栅电极氧化物薄膜晶体管包括：基板；形成于所述基板上方的底栅电极；形成于所述底栅电极上方的第一栅极绝缘层；形成于所述第一栅极绝缘层上方的氧化物半导体层；形成于所述氧化物半导体层两侧的源极接触区和漏极接触区；形成于所述半导体成上方的第二栅极绝缘层；形成于所述第二栅极绝缘层上方的顶栅电极；其中，所述基板上表面朝向自身内部凹陷形成凹槽，所述底栅电极形成于所述凹槽中，使所述底栅电极上表面与所述基板上表面处于同一水平面。
2.如权利要求1所述的共平面型双栅电极氧化物薄膜晶体管，其特征在于：所述源极接触区的上表面、所述漏极接触区的上表面、所述氧化物半导体层的上表面均处于同一水平面。
3.如权利要求1或2任一项所述的共平面型双栅电极氧化物薄膜晶体管，其特征在于：所述源极接触区和/或所述漏极接触区是对所述氧化物半导体层进行等离子处理形成的。
4.一种共平面型双栅电极氧化物薄膜晶体管的制备方法，其特征在于，包括以下步骤：准备一基板；在所述基板上形成底栅电极；在所述底栅电极上方形成第一栅极绝缘层；在所述第一栅极绝缘层上方形成氧化物半导体层；在所述氧化物半导体层两侧分别形成所述源极接触区和漏极接触区；在所述氧化物半导体层上方形成第二栅极绝缘层；在所述第二栅极绝缘层上方形成顶栅电极；其中，在所述基板上形成底栅电极是对所述基板进行图案化处理，使所述基板上表面朝向自身内部凹陷形成凹槽；在所述凹槽中形成底栅电极，使所述底栅电极上表面与所述基板上表面处于同一水平面。
5.如权利要求4所述的制备方法，其特征在于：对所述基板进行图案化处理，使所述基板上表面朝向自身内部凹陷形成凹槽是在所述基板上涂布光刻胶，通过曝光、显影在所述基板上形成底栅电极图案；接着，通过刻蚀未被所述光刻胶保护的所述基板，使所述基板形成具有深度的所述凹槽。
6.如权利要求5所述的制备方法，其特征在于：所述光刻胶为负性光刻胶，在所述凹槽中形成底栅电极是在所述凹槽中通过磁控溅射方法或者热蒸镀沉积方法形成所述底栅电极，去除所述负性光刻胶，使所述底栅电极上表面与所述基板上表面处于同一水平面。
7.如权利要求5所述的制备方法，其特征在于：所述光刻胶为正性光刻胶，在所述凹槽中形成底栅电极是使所述基板形成具有深度的所述凹槽后，去除所述正性光刻胶，接着，在所述凹槽中通过喷墨打印方法形成所述底栅电极，使所述底栅电极上表面与所述基板上表面处于同一水平面。
8.如权利要求4-7任一项所述的制备方法，其特征在于：在所述第二栅极绝缘层上方形成顶栅电极是在所述第二栅极绝缘层上方形成第二金属层，对所述第二金属层进行图案化处理，形成图案化的顶栅电极。
9.如权利要求8所述的制备方法，其特征在于：在所述氧化物半导体层两侧分别形成所述源极接触区和所述漏极接触区是以所述图案化的顶栅电极为保护层，对所述氧化物半导体层进行等离子处理，使处于所述图案化的顶栅电极保护范围之外的所述氧化物半导体层分别形成所述源极接触区和所述漏极接触区。
10.如权利要求9所述的制备方法，其特征在于：所述源极接触区的上表面、所述漏极接触区的上表面、所述氧化物半导体层的上表面均处于同一水平面。
CN201610414032.5A 2016-06-13 2016-06-13 共平面型双栅电极氧化物薄膜晶体管及其制备方法 Pending CN106098784A (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201610414032.5A CN106098784A (zh) 2016-06-13 2016-06-13 共平面型双栅电极氧化物薄膜晶体管及其制备方法
US15/328,201 US10205027B2 (en) 2016-06-13 2016-09-14 Coplanar double gate electrode oxide thin film transistor and manufacture method thereof
PCT/CN2016/099064 WO2017215138A1 (zh) 2016-06-13 2016-09-14 共平面型双栅电极氧化物薄膜晶体管及其制备方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610414032.5A CN106098784A (zh) 2016-06-13 2016-06-13 共平面型双栅电极氧化物薄膜晶体管及其制备方法

Publications (1)

Publication Number Publication Date
CN106098784A true CN106098784A (zh) 2016-11-09

Family

ID=57846178

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610414032.5A Pending CN106098784A (zh) 2016-06-13 2016-06-13 共平面型双栅电极氧化物薄膜晶体管及其制备方法

Country Status (3)

Country Link
US (1) US10205027B2 (zh)
CN (1) CN106098784A (zh)
WO (1) WO2017215138A1 (zh)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106935660A (zh) * 2017-05-12 2017-07-07 京东方科技集团股份有限公司 薄膜晶体管及其制作方法、阵列基板和显示装置
CN108091572A (zh) * 2017-12-14 2018-05-29 深圳市华星光电技术有限公司 薄膜晶体管的制作方法及薄膜晶体管
CN108855266A (zh) * 2018-07-23 2018-11-23 京东方科技集团股份有限公司 液滴移动装置、微流控***及其工作方法
CN109560141A (zh) * 2018-12-13 2019-04-02 合肥鑫晟光电科技有限公司 薄膜晶体管、发光装置及其制造方法
CN110993610A (zh) * 2019-11-26 2020-04-10 深圳市华星光电半导体显示技术有限公司 阵列基板及其制备方法、显示面板
CN111129032A (zh) * 2019-12-19 2020-05-08 武汉华星光电技术有限公司 一种阵列基板及其制作方法
CN111564458A (zh) * 2020-07-16 2020-08-21 武汉华星光电半导体显示技术有限公司 显示面板
CN111710609A (zh) * 2020-06-24 2020-09-25 中国科学院微电子研究所 铟镓锌氧薄膜晶体管的掺杂方法
US11417689B2 (en) 2020-07-16 2022-08-16 Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Display panel

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11929436B2 (en) 2021-02-02 2024-03-12 Taiwan Semiconductor Manufacturing Company Limited Thin transistor including a hydrogen-blocking dielectric barrier and methods for forming the same
US20230163200A1 (en) * 2021-03-08 2023-05-25 Ordos Yuansheng Optoelectronics Co., Ltd. Method for manufacturing display substrate
TWI813217B (zh) * 2021-12-09 2023-08-21 友達光電股份有限公司 半導體裝置及其製造方法
CN114783882A (zh) * 2022-04-01 2022-07-22 Tcl华星光电技术有限公司 阵列基板及其制作方法
WO2023201232A2 (en) * 2022-04-11 2023-10-19 Board Of Regents, The University Of Texas System Intelligent sensing enabled by tunable moiré geometry and tunable quantum geometry

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102130009A (zh) * 2010-12-01 2011-07-20 北京大学深圳研究生院 一种晶体管的制造方法
CN102651337A (zh) * 2011-05-13 2012-08-29 京东方科技集团股份有限公司 一种多晶硅tft阵列基板的制造方法
US20140239267A1 (en) * 2013-02-28 2014-08-28 Samsung Display Co., Ltd. Thin Film Semiconductor Device, Organic Light-Emitting Display Apparatus, and Method of Manufacturing the Thin Film Semiconductor Device
CN105552025A (zh) * 2016-01-29 2016-05-04 武汉华星光电技术有限公司 液晶显示面板、tft基板及其制造方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102001057B1 (ko) * 2012-10-31 2019-07-18 엘지디스플레이 주식회사 어레이 기판의 제조방법
KR20220163502A (ko) * 2013-12-26 2022-12-09 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102130009A (zh) * 2010-12-01 2011-07-20 北京大学深圳研究生院 一种晶体管的制造方法
CN102651337A (zh) * 2011-05-13 2012-08-29 京东方科技集团股份有限公司 一种多晶硅tft阵列基板的制造方法
US20140239267A1 (en) * 2013-02-28 2014-08-28 Samsung Display Co., Ltd. Thin Film Semiconductor Device, Organic Light-Emitting Display Apparatus, and Method of Manufacturing the Thin Film Semiconductor Device
CN105552025A (zh) * 2016-01-29 2016-05-04 武汉华星光电技术有限公司 液晶显示面板、tft基板及其制造方法

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10833107B2 (en) 2017-05-12 2020-11-10 Boe Technology Group Co., Ltd. Thin film transistor, manufacturing method therefor, array substrate and display device
WO2018205886A1 (zh) * 2017-05-12 2018-11-15 京东方科技集团股份有限公司 薄膜晶体管及其制作方法、阵列基板和显示装置
CN106935660A (zh) * 2017-05-12 2017-07-07 京东方科技集团股份有限公司 薄膜晶体管及其制作方法、阵列基板和显示装置
CN106935660B (zh) * 2017-05-12 2019-10-18 京东方科技集团股份有限公司 薄膜晶体管及其制作方法、阵列基板和显示装置
CN108091572A (zh) * 2017-12-14 2018-05-29 深圳市华星光电技术有限公司 薄膜晶体管的制作方法及薄膜晶体管
CN108855266A (zh) * 2018-07-23 2018-11-23 京东方科技集团股份有限公司 液滴移动装置、微流控***及其工作方法
CN109560141A (zh) * 2018-12-13 2019-04-02 合肥鑫晟光电科技有限公司 薄膜晶体管、发光装置及其制造方法
CN109560141B (zh) * 2018-12-13 2020-09-25 合肥鑫晟光电科技有限公司 薄膜晶体管、发光装置及其制造方法
CN110993610A (zh) * 2019-11-26 2020-04-10 深圳市华星光电半导体显示技术有限公司 阵列基板及其制备方法、显示面板
CN111129032A (zh) * 2019-12-19 2020-05-08 武汉华星光电技术有限公司 一种阵列基板及其制作方法
WO2021120378A1 (zh) * 2019-12-19 2021-06-24 武汉华星光电技术有限公司 一种阵列基板及其制作方法
CN111710609A (zh) * 2020-06-24 2020-09-25 中国科学院微电子研究所 铟镓锌氧薄膜晶体管的掺杂方法
CN111564458A (zh) * 2020-07-16 2020-08-21 武汉华星光电半导体显示技术有限公司 显示面板
CN111564458B (zh) * 2020-07-16 2020-10-23 武汉华星光电半导体显示技术有限公司 显示面板
WO2022011779A1 (zh) * 2020-07-16 2022-01-20 武汉华星光电半导体显示技术有限公司 显示面板
US11417689B2 (en) 2020-07-16 2022-08-16 Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Display panel

Also Published As

Publication number Publication date
US10205027B2 (en) 2019-02-12
WO2017215138A1 (zh) 2017-12-21
US20180212062A1 (en) 2018-07-26

Similar Documents

Publication Publication Date Title
CN106098784A (zh) 共平面型双栅电极氧化物薄膜晶体管及其制备方法
CN104752343B (zh) 双栅极氧化物半导体tft基板的制作方法及其结构
US10236388B2 (en) Dual gate oxide thin-film transistor and manufacturing method for the same
CN104867959B (zh) 双栅极氧化物半导体tft基板的制作方法及其结构
CN104867870B (zh) 双栅极氧化物半导体tft基板的制作方法及其结构
CN109037150B (zh) 金属氧化物半导体薄膜晶体管阵列基板及其制作方法
WO2014166176A1 (zh) 薄膜晶体管及其制作方法、阵列基板和显示装置
CN103715267A (zh) 薄膜晶体管、tft阵列基板及其制造方法和显示装置
CN102723269A (zh) 阵列基板及其制作方法、显示装置
CN106057827A (zh) 一种阵列基板及其制备方法、显示装置
CN110491886A (zh) 显示基板及其制造方法、显示装置
CN109920845A (zh) 阵列基板及其制造方法、显示面板、显示装置
WO2022267554A1 (zh) 薄膜晶体管的制备方法及薄膜晶体管
CN110993610A (zh) 阵列基板及其制备方法、显示面板
CN107579003A (zh) 薄膜晶体管及制作方法、显示基板及制作方法、显示装置
WO2015096307A1 (zh) 氧化物薄膜晶体管、显示器件、及阵列基板的制造方法
WO2021258933A1 (zh) 薄膜晶体管及其制备方法、移位寄存器和栅极驱动电路
CN109585367A (zh) 显示装置、显示面板、阵列基板及其制造方法
CN105097548A (zh) 氧化物薄膜晶体管、阵列基板及各自制备方法、显示装置
US9859307B2 (en) Display panel and manufacturing method for the same
US9508762B2 (en) Array substrate, method of manufacturing array substrate and display device
US9269637B2 (en) Thin film transistor substrate
CN104952934A (zh) 薄膜晶体管及制造方法、阵列基板、显示面板
WO2021248609A1 (zh) 一种阵列基板及其制备方法以及显示面板
WO2017210995A1 (zh) 金属氧化物薄膜晶体管及其制备方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20161109

WD01 Invention patent application deemed withdrawn after publication